Skip to content
GitLab
Explore
Sign in
Register
Overview
Active
Stale
All
tdd2_5period
1976f433
·
changes for Panther
·
Feb 22, 2022
ci-segv-report
89d02572
·
REMOVE: CI TEST TRIGGER SEGV FOR CORE
·
Feb 19, 2022
undefined-use-polar
14a6ee6d
·
with polar structures delete and better cpu performance
·
Feb 17, 2022
ci_rfsim_24PRB_test
d33a4d23
·
add rfsim sa test 24PRB
·
Feb 15, 2022
ci_fix_bidir
fe2b6f79
·
improve bidir test for ltebox
·
Feb 14, 2022
harq_latency_control
4756c5a1
·
added configurable "sf_ahead" for NR/LTE in RU section. Tested in NR with sf_ahead=2 (normally 3)
·
Feb 13, 2022
aw2s-n41
74fd3f02
·
changes for AW2S NR support in ORI library
·
Feb 13, 2022
ldpc_offload_t1_florian
eea7e0d1
·
fix from Roy Thompson (Zylinium) to mitigate LO offset in RX
·
Feb 10, 2022
ldpc_offload_t1_test
b1919eb9
·
bug fix offload memory allocation and segment offset
·
Feb 08, 2022
ci_fix_conditional_gitpost
9cd20221
·
tentative single gitpost
·
Feb 04, 2022
ldpc-decoder-crc-check-lts
95d497cf
·
add crc bits in the bit error test
·
Feb 02, 2022
uhd_patches
4f5382b0
·
adding UHD patches for TDD
·
Feb 02, 2022
ci_fix_stat_log_concatenation
4e0e705d
·
fix stats logs concatenation
·
Jan 31, 2022
ldpc-decoder-crc-check
968702ae
·
add trace for investigate problem
·
Jan 20, 2022
develop-ptrs_symb_idx
8eacba6c
·
Avoid a PTRS in a DMRS symbol
·
Jan 19, 2022
scs_60_iisc
981f4603
·
Merge remote-tracking branch 'origin/develop' into scs_60_iisc
·
Jan 12, 2022
physim-hotfix
f44d1ccf
·
reduced memory requirements of dlsim,ulsim
·
Jan 12, 2022
ci-on-pod
d6904551
·
feat(ci): better bypassing of SQL DB update
·
Jan 05, 2022
ldpc-decoder-codegen2
a8509483
·
Merge branch 'develop' into ldpc-decoder-codegen2
·
Jan 05, 2022
ci_testing_develop_tag_w51c
f89bca56
·
Merge remote-tracking branch 'origin/develop' into ci_testing_develop_tag_w51c
·
Dec 24, 2021
Prev
1
…
79
80
81
82
83
84
85
86
87
…
99
Next