escc.c 26.2 KB
Newer Older
bellard's avatar
bellard committed
1
/*
2
 * QEMU ESCC (Z8030/Z8530/Z85C30/SCC/ESCC) serial port emulation
3
 *
bellard's avatar
bellard committed
4
 * Copyright (c) 2003-2005 Fabrice Bellard
5
 *
bellard's avatar
bellard committed
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
24

pbrook's avatar
pbrook committed
25
#include "hw.h"
26
#include "sysbus.h"
27
#include "escc.h"
pbrook's avatar
pbrook committed
28 29 30
#include "qemu-char.h"
#include "console.h"

bellard's avatar
bellard committed
31
/* debug serial */
bellard's avatar
bellard committed
32 33 34 35 36
//#define DEBUG_SERIAL

/* debug keyboard */
//#define DEBUG_KBD

bellard's avatar
bellard committed
37
/* debug mouse */
bellard's avatar
bellard committed
38 39 40
//#define DEBUG_MOUSE

/*
Blue Swirl's avatar
Blue Swirl committed
41 42 43 44
 * Chipset docs:
 * "Z80C30/Z85C30/Z80230/Z85230/Z85233 SCC/ESCC User Manual",
 * http://www.zilog.com/docs/serial/scc_escc_um.pdf
 *
45
 * On Sparc32 this is the serial port, mouse and keyboard part of chip STP2001
bellard's avatar
bellard committed
46 47
 * (Slave I/O), also produced as NCR89C105. See
 * http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C105.txt
48
 *
bellard's avatar
bellard committed
49 50 51 52
 * The serial ports implement full AMD AM8530 or Zilog Z8530 chips,
 * mouse and keyboard ports don't implement all functions and they are
 * only asynchronous. There is no DMA.
 *
53 54 55 56 57 58 59 60
 * Z85C30 is also used on PowerMacs. There are some small differences
 * between Sparc version (sunzilog) and PowerMac (pmac):
 *  Offset between control and data registers
 *  There is some kind of lockup bug, but we can ignore it
 *  CTS is inverted
 *  DMA on pmac using DBDMA chip
 *  pmac can do IRDA and faster rates, sunzilog can only do 38400
 *  pmac baud rate generator clock is 3.6864 MHz, sunzilog 4.9152 MHz
bellard's avatar
bellard committed
61 62
 */

63 64 65 66 67 68 69
/*
 * Modifications:
 *  2006-Aug-10  Igor Kovalenko :   Renamed KBDQueue to SERIOQueue, implemented
 *                                  serial mouse queue.
 *                                  Implemented serial mouse protocol.
 */

bellard's avatar
bellard committed
70
#ifdef DEBUG_SERIAL
71 72
#define SER_DPRINTF(fmt, ...)                                   \
    do { printf("SER: " fmt , ## __VA_ARGS__); } while (0)
bellard's avatar
bellard committed
73
#else
74
#define SER_DPRINTF(fmt, ...)
bellard's avatar
bellard committed
75 76
#endif
#ifdef DEBUG_KBD
77 78
#define KBD_DPRINTF(fmt, ...)                                   \
    do { printf("KBD: " fmt , ## __VA_ARGS__); } while (0)
bellard's avatar
bellard committed
79
#else
80
#define KBD_DPRINTF(fmt, ...)
bellard's avatar
bellard committed
81 82
#endif
#ifdef DEBUG_MOUSE
83 84
#define MS_DPRINTF(fmt, ...)                                    \
    do { printf("MSC: " fmt , ## __VA_ARGS__); } while (0)
bellard's avatar
bellard committed
85
#else
86
#define MS_DPRINTF(fmt, ...)
bellard's avatar
bellard committed
87 88 89 90
#endif

typedef enum {
    chn_a, chn_b,
91
} chn_id_t;
bellard's avatar
bellard committed
92

93 94
#define CHN_C(s) ((s)->chn == chn_b? 'b' : 'a')

bellard's avatar
bellard committed
95 96
typedef enum {
    ser, kbd, mouse,
97
} chn_type_t;
bellard's avatar
bellard committed
98

99
#define SERIO_QUEUE_SIZE 256
bellard's avatar
bellard committed
100 101

typedef struct {
102
    uint8_t data[SERIO_QUEUE_SIZE];
bellard's avatar
bellard committed
103
    int rptr, wptr, count;
104
} SERIOQueue;
bellard's avatar
bellard committed
105

106
#define SERIAL_REGS 16
bellard's avatar
bellard committed
107
typedef struct ChannelState {
pbrook's avatar
pbrook committed
108
    qemu_irq irq;
blueswir1's avatar
blueswir1 committed
109 110
    uint32_t reg;
    uint32_t rxint, txint, rxint_under_svc, txint_under_svc;
111 112
    chn_id_t chn; // this channel, A (base+4) or B (base+0)
    chn_type_t type;
bellard's avatar
bellard committed
113
    struct ChannelState *otherchn;
114
    uint8_t rx, tx, wregs[SERIAL_REGS], rregs[SERIAL_REGS];
115
    SERIOQueue queue;
bellard's avatar
bellard committed
116
    CharDriverState *chr;
117
    int e0_mode, led_mode, caps_lock_mode, num_lock_mode;
118
    int disabled;
119
    int clock;
120
    uint32_t vmstate_dummy;
bellard's avatar
bellard committed
121 122 123
} ChannelState;

struct SerialState {
124
    SysBusDevice busdev;
bellard's avatar
bellard committed
125
    struct ChannelState chn[2];
126
    uint32_t it_shift;
127
    int mmio_index;
128 129
    uint32_t disabled;
    uint32_t frequency;
bellard's avatar
bellard committed
130 131
};

132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232
#define SERIAL_CTRL 0
#define SERIAL_DATA 1

#define W_CMD     0
#define CMD_PTR_MASK   0x07
#define CMD_CMD_MASK   0x38
#define CMD_HI         0x08
#define CMD_CLR_TXINT  0x28
#define CMD_CLR_IUS    0x38
#define W_INTR    1
#define INTR_INTALL    0x01
#define INTR_TXINT     0x02
#define INTR_RXMODEMSK 0x18
#define INTR_RXINT1ST  0x08
#define INTR_RXINTALL  0x10
#define W_IVEC    2
#define W_RXCTRL  3
#define RXCTRL_RXEN    0x01
#define W_TXCTRL1 4
#define TXCTRL1_PAREN  0x01
#define TXCTRL1_PAREV  0x02
#define TXCTRL1_1STOP  0x04
#define TXCTRL1_1HSTOP 0x08
#define TXCTRL1_2STOP  0x0c
#define TXCTRL1_STPMSK 0x0c
#define TXCTRL1_CLK1X  0x00
#define TXCTRL1_CLK16X 0x40
#define TXCTRL1_CLK32X 0x80
#define TXCTRL1_CLK64X 0xc0
#define TXCTRL1_CLKMSK 0xc0
#define W_TXCTRL2 5
#define TXCTRL2_TXEN   0x08
#define TXCTRL2_BITMSK 0x60
#define TXCTRL2_5BITS  0x00
#define TXCTRL2_7BITS  0x20
#define TXCTRL2_6BITS  0x40
#define TXCTRL2_8BITS  0x60
#define W_SYNC1   6
#define W_SYNC2   7
#define W_TXBUF   8
#define W_MINTR   9
#define MINTR_STATUSHI 0x10
#define MINTR_RST_MASK 0xc0
#define MINTR_RST_B    0x40
#define MINTR_RST_A    0x80
#define MINTR_RST_ALL  0xc0
#define W_MISC1  10
#define W_CLOCK  11
#define CLOCK_TRXC     0x08
#define W_BRGLO  12
#define W_BRGHI  13
#define W_MISC2  14
#define MISC2_PLLDIS   0x30
#define W_EXTINT 15
#define EXTINT_DCD     0x08
#define EXTINT_SYNCINT 0x10
#define EXTINT_CTSINT  0x20
#define EXTINT_TXUNDRN 0x40
#define EXTINT_BRKINT  0x80

#define R_STATUS  0
#define STATUS_RXAV    0x01
#define STATUS_ZERO    0x02
#define STATUS_TXEMPTY 0x04
#define STATUS_DCD     0x08
#define STATUS_SYNC    0x10
#define STATUS_CTS     0x20
#define STATUS_TXUNDRN 0x40
#define STATUS_BRK     0x80
#define R_SPEC    1
#define SPEC_ALLSENT   0x01
#define SPEC_BITS8     0x06
#define R_IVEC    2
#define IVEC_TXINTB    0x00
#define IVEC_LONOINT   0x06
#define IVEC_LORXINTA  0x0c
#define IVEC_LORXINTB  0x04
#define IVEC_LOTXINTA  0x08
#define IVEC_HINOINT   0x60
#define IVEC_HIRXINTA  0x30
#define IVEC_HIRXINTB  0x20
#define IVEC_HITXINTA  0x10
#define R_INTR    3
#define INTR_EXTINTB   0x01
#define INTR_TXINTB    0x02
#define INTR_RXINTB    0x04
#define INTR_EXTINTA   0x08
#define INTR_TXINTA    0x10
#define INTR_RXINTA    0x20
#define R_IPEN    4
#define R_TXCTRL1 5
#define R_TXCTRL2 6
#define R_BC      7
#define R_RXBUF   8
#define R_RXCTRL  9
#define R_MISC   10
#define R_MISC1  11
#define R_BRGLO  12
#define R_BRGHI  13
#define R_MISC1I 14
#define R_EXTINT 15
bellard's avatar
bellard committed
233

bellard's avatar
bellard committed
234 235 236 237
static void handle_kbd_command(ChannelState *s, int val);
static int serial_can_receive(void *opaque);
static void serial_receive_byte(ChannelState *s, int ch);

blueswir1's avatar
blueswir1 committed
238 239 240 241 242 243 244
static void clear_queue(void *opaque)
{
    ChannelState *s = opaque;
    SERIOQueue *q = &s->queue;
    q->rptr = q->wptr = q->count = 0;
}

bellard's avatar
bellard committed
245 246 247
static void put_queue(void *opaque, int b)
{
    ChannelState *s = opaque;
248
    SERIOQueue *q = &s->queue;
bellard's avatar
bellard committed
249

250
    SER_DPRINTF("channel %c put: 0x%02x\n", CHN_C(s), b);
251
    if (q->count >= SERIO_QUEUE_SIZE)
bellard's avatar
bellard committed
252 253
        return;
    q->data[q->wptr] = b;
254
    if (++q->wptr == SERIO_QUEUE_SIZE)
bellard's avatar
bellard committed
255 256 257 258 259 260 261 262
        q->wptr = 0;
    q->count++;
    serial_receive_byte(s, 0);
}

static uint32_t get_queue(void *opaque)
{
    ChannelState *s = opaque;
263
    SERIOQueue *q = &s->queue;
bellard's avatar
bellard committed
264
    int val;
265

bellard's avatar
bellard committed
266
    if (q->count == 0) {
blueswir1's avatar
blueswir1 committed
267
        return 0;
bellard's avatar
bellard committed
268 269
    } else {
        val = q->data[q->rptr];
270
        if (++q->rptr == SERIO_QUEUE_SIZE)
bellard's avatar
bellard committed
271 272 273
            q->rptr = 0;
        q->count--;
    }
blueswir1's avatar
blueswir1 committed
274
    SER_DPRINTF("channel %c get 0x%02x\n", CHN_C(s), val);
bellard's avatar
bellard committed
275
    if (q->count > 0)
blueswir1's avatar
blueswir1 committed
276
        serial_receive_byte(s, 0);
bellard's avatar
bellard committed
277 278 279
    return val;
}

280
static int escc_update_irq_chn(ChannelState *s)
bellard's avatar
bellard committed
281
{
blueswir1's avatar
blueswir1 committed
282
    if ((((s->wregs[W_INTR] & INTR_TXINT) && s->txint == 1) ||
283 284 285
         // tx ints enabled, pending
         ((((s->wregs[W_INTR] & INTR_RXMODEMSK) == INTR_RXINT1ST) ||
           ((s->wregs[W_INTR] & INTR_RXMODEMSK) == INTR_RXINTALL)) &&
blueswir1's avatar
blueswir1 committed
286
          s->rxint == 1) || // rx ints enabled, pending
287 288
         ((s->wregs[W_EXTINT] & EXTINT_BRKINT) &&
          (s->rregs[R_STATUS] & STATUS_BRK)))) { // break int e&p
bellard's avatar
bellard committed
289
        return 1;
bellard's avatar
bellard committed
290
    }
bellard's avatar
bellard committed
291 292 293
    return 0;
}

294
static void escc_update_irq(ChannelState *s)
bellard's avatar
bellard committed
295 296 297
{
    int irq;

298 299
    irq = escc_update_irq_chn(s);
    irq |= escc_update_irq_chn(s->otherchn);
bellard's avatar
bellard committed
300

pbrook's avatar
pbrook committed
301 302
    SER_DPRINTF("IRQ = %d\n", irq);
    qemu_set_irq(s->irq, irq);
bellard's avatar
bellard committed
303 304
}

305
static void escc_reset_chn(ChannelState *s)
bellard's avatar
bellard committed
306 307 308 309
{
    int i;

    s->reg = 0;
blueswir1's avatar
blueswir1 committed
310
    for (i = 0; i < SERIAL_REGS; i++) {
blueswir1's avatar
blueswir1 committed
311 312
        s->rregs[i] = 0;
        s->wregs[i] = 0;
bellard's avatar
bellard committed
313
    }
314 315 316 317 318 319
    s->wregs[W_TXCTRL1] = TXCTRL1_1STOP; // 1X divisor, 1 stop bit, no parity
    s->wregs[W_MINTR] = MINTR_RST_ALL;
    s->wregs[W_CLOCK] = CLOCK_TRXC; // Synch mode tx clock = TRxC
    s->wregs[W_MISC2] = MISC2_PLLDIS; // PLL disabled
    s->wregs[W_EXTINT] = EXTINT_DCD | EXTINT_SYNCINT | EXTINT_CTSINT |
        EXTINT_TXUNDRN | EXTINT_BRKINT; // Enable most interrupts
320
    if (s->disabled)
321 322
        s->rregs[R_STATUS] = STATUS_TXEMPTY | STATUS_DCD | STATUS_SYNC |
            STATUS_CTS | STATUS_TXUNDRN;
323
    else
324
        s->rregs[R_STATUS] = STATUS_TXEMPTY | STATUS_TXUNDRN;
325
    s->rregs[R_SPEC] = SPEC_BITS8 | SPEC_ALLSENT;
bellard's avatar
bellard committed
326 327 328

    s->rx = s->tx = 0;
    s->rxint = s->txint = 0;
bellard's avatar
bellard committed
329
    s->rxint_under_svc = s->txint_under_svc = 0;
330
    s->e0_mode = s->led_mode = s->caps_lock_mode = s->num_lock_mode = 0;
blueswir1's avatar
blueswir1 committed
331
    clear_queue(s);
bellard's avatar
bellard committed
332 333
}

334
static void escc_reset(DeviceState *d)
bellard's avatar
bellard committed
335
{
336 337
    SerialState *s = container_of(d, SerialState, busdev.qdev);

338 339
    escc_reset_chn(&s->chn[0]);
    escc_reset_chn(&s->chn[1]);
bellard's avatar
bellard committed
340 341
}

342 343 344
static inline void set_rxint(ChannelState *s)
{
    s->rxint = 1;
bellard's avatar
bellard committed
345 346
    if (!s->txint_under_svc) {
        s->rxint_under_svc = 1;
blueswir1's avatar
blueswir1 committed
347
        if (s->chn == chn_a) {
348 349
            if (s->wregs[W_MINTR] & MINTR_STATUSHI)
                s->otherchn->rregs[R_IVEC] = IVEC_HIRXINTA;
blueswir1's avatar
blueswir1 committed
350
            else
351
                s->otherchn->rregs[R_IVEC] = IVEC_LORXINTA;
blueswir1's avatar
blueswir1 committed
352
        } else {
353 354
            if (s->wregs[W_MINTR] & MINTR_STATUSHI)
                s->rregs[R_IVEC] = IVEC_HIRXINTB;
blueswir1's avatar
blueswir1 committed
355
            else
356
                s->rregs[R_IVEC] = IVEC_LORXINTB;
blueswir1's avatar
blueswir1 committed
357
        }
358
    }
359
    if (s->chn == chn_a)
360
        s->rregs[R_INTR] |= INTR_RXINTA;
361
    else
362
        s->otherchn->rregs[R_INTR] |= INTR_RXINTB;
363
    escc_update_irq(s);
364 365
}

366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383
static inline void set_txint(ChannelState *s)
{
    s->txint = 1;
    if (!s->rxint_under_svc) {
        s->txint_under_svc = 1;
        if (s->chn == chn_a) {
            if (s->wregs[W_MINTR] & MINTR_STATUSHI)
                s->otherchn->rregs[R_IVEC] = IVEC_HITXINTA;
            else
                s->otherchn->rregs[R_IVEC] = IVEC_LOTXINTA;
        } else {
            s->rregs[R_IVEC] = IVEC_TXINTB;
        }
    }
    if (s->chn == chn_a)
        s->rregs[R_INTR] |= INTR_TXINTA;
    else
        s->otherchn->rregs[R_INTR] |= INTR_TXINTB;
384
    escc_update_irq(s);
385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405
}

static inline void clr_rxint(ChannelState *s)
{
    s->rxint = 0;
    s->rxint_under_svc = 0;
    if (s->chn == chn_a) {
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->otherchn->rregs[R_IVEC] = IVEC_HINOINT;
        else
            s->otherchn->rregs[R_IVEC] = IVEC_LONOINT;
        s->rregs[R_INTR] &= ~INTR_RXINTA;
    } else {
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->rregs[R_IVEC] = IVEC_HINOINT;
        else
            s->rregs[R_IVEC] = IVEC_LONOINT;
        s->otherchn->rregs[R_INTR] &= ~INTR_RXINTB;
    }
    if (s->txint)
        set_txint(s);
406
    escc_update_irq(s);
407 408
}

409 410 411
static inline void clr_txint(ChannelState *s)
{
    s->txint = 0;
bellard's avatar
bellard committed
412
    s->txint_under_svc = 0;
413
    if (s->chn == chn_a) {
414 415
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->otherchn->rregs[R_IVEC] = IVEC_HINOINT;
416
        else
417 418
            s->otherchn->rregs[R_IVEC] = IVEC_LONOINT;
        s->rregs[R_INTR] &= ~INTR_TXINTA;
419
    } else {
420 421
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->rregs[R_IVEC] = IVEC_HINOINT;
422
        else
423 424
            s->rregs[R_IVEC] = IVEC_LONOINT;
        s->otherchn->rregs[R_INTR] &= ~INTR_TXINTB;
425
    }
bellard's avatar
bellard committed
426 427
    if (s->rxint)
        set_rxint(s);
428
    escc_update_irq(s);
429 430
}

431
static void escc_update_parameters(ChannelState *s)
432 433 434 435 436 437 438
{
    int speed, parity, data_bits, stop_bits;
    QEMUSerialSetParams ssp;

    if (!s->chr || s->type != ser)
        return;

439 440
    if (s->wregs[W_TXCTRL1] & TXCTRL1_PAREN) {
        if (s->wregs[W_TXCTRL1] & TXCTRL1_PAREV)
441 442 443 444 445 446
            parity = 'E';
        else
            parity = 'O';
    } else {
        parity = 'N';
    }
447
    if ((s->wregs[W_TXCTRL1] & TXCTRL1_STPMSK) == TXCTRL1_2STOP)
448 449 450
        stop_bits = 2;
    else
        stop_bits = 1;
451 452
    switch (s->wregs[W_TXCTRL2] & TXCTRL2_BITMSK) {
    case TXCTRL2_5BITS:
453 454
        data_bits = 5;
        break;
455
    case TXCTRL2_7BITS:
456 457
        data_bits = 7;
        break;
458
    case TXCTRL2_6BITS:
459 460 461
        data_bits = 6;
        break;
    default:
462
    case TXCTRL2_8BITS:
463 464 465
        data_bits = 8;
        break;
    }
466
    speed = s->clock / ((s->wregs[W_BRGLO] | (s->wregs[W_BRGHI] << 8)) + 2);
467 468
    switch (s->wregs[W_TXCTRL1] & TXCTRL1_CLKMSK) {
    case TXCTRL1_CLK1X:
469
        break;
470
    case TXCTRL1_CLK16X:
471 472
        speed /= 16;
        break;
473
    case TXCTRL1_CLK32X:
474 475 476
        speed /= 32;
        break;
    default:
477
    case TXCTRL1_CLK64X:
478 479 480 481 482 483 484 485 486 487 488 489
        speed /= 64;
        break;
    }
    ssp.speed = speed;
    ssp.parity = parity;
    ssp.data_bits = data_bits;
    ssp.stop_bits = stop_bits;
    SER_DPRINTF("channel %c: speed=%d parity=%c data=%d stop=%d\n", CHN_C(s),
                speed, parity, data_bits, stop_bits);
    qemu_chr_ioctl(s->chr, CHR_IOCTL_SERIAL_SET_PARAMS, &ssp);
}

490
static void escc_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
bellard's avatar
bellard committed
491
{
492
    SerialState *serial = opaque;
bellard's avatar
bellard committed
493 494 495 496 497
    ChannelState *s;
    uint32_t saddr;
    int newreg, channel;

    val &= 0xff;
498 499
    saddr = (addr >> serial->it_shift) & 1;
    channel = (addr >> (serial->it_shift + 1)) & 1;
500
    s = &serial->chn[channel];
bellard's avatar
bellard committed
501
    switch (saddr) {
502 503 504
    case SERIAL_CTRL:
        SER_DPRINTF("Write channel %c, reg[%d] = %2.2x\n", CHN_C(s), s->reg,
                    val & 0xff);
blueswir1's avatar
blueswir1 committed
505 506
        newreg = 0;
        switch (s->reg) {
507 508 509
        case W_CMD:
            newreg = val & CMD_PTR_MASK;
            val &= CMD_CMD_MASK;
blueswir1's avatar
blueswir1 committed
510
            switch (val) {
511 512
            case CMD_HI:
                newreg |= CMD_HI;
blueswir1's avatar
blueswir1 committed
513
                break;
514
            case CMD_CLR_TXINT:
515
                clr_txint(s);
blueswir1's avatar
blueswir1 committed
516
                break;
517
            case CMD_CLR_IUS:
bellard's avatar
bellard committed
518 519 520 521
                if (s->rxint_under_svc)
                    clr_rxint(s);
                else if (s->txint_under_svc)
                    clr_txint(s);
blueswir1's avatar
blueswir1 committed
522 523 524 525 526
                break;
            default:
                break;
            }
            break;
527 528 529 530
        case W_INTR ... W_RXCTRL:
        case W_SYNC1 ... W_TXBUF:
        case W_MISC1 ... W_CLOCK:
        case W_MISC2 ... W_EXTINT:
blueswir1's avatar
blueswir1 committed
531 532
            s->wregs[s->reg] = val;
            break;
533 534
        case W_TXCTRL1:
        case W_TXCTRL2:
535
            s->wregs[s->reg] = val;
536
            escc_update_parameters(s);
537
            break;
538 539
        case W_BRGLO:
        case W_BRGHI:
blueswir1's avatar
blueswir1 committed
540
            s->wregs[s->reg] = val;
541
            s->rregs[s->reg] = val;
542
            escc_update_parameters(s);
blueswir1's avatar
blueswir1 committed
543
            break;
544 545
        case W_MINTR:
            switch (val & MINTR_RST_MASK) {
blueswir1's avatar
blueswir1 committed
546 547 548
            case 0:
            default:
                break;
549
            case MINTR_RST_B:
550
                escc_reset_chn(&serial->chn[0]);
blueswir1's avatar
blueswir1 committed
551
                return;
552
            case MINTR_RST_A:
553
                escc_reset_chn(&serial->chn[1]);
blueswir1's avatar
blueswir1 committed
554
                return;
555
            case MINTR_RST_ALL:
556
                escc_reset(&serial->busdev.qdev);
blueswir1's avatar
blueswir1 committed
557 558 559 560 561 562 563 564 565 566 567
                return;
            }
            break;
        default:
            break;
        }
        if (s->reg == 0)
            s->reg = newreg;
        else
            s->reg = 0;
        break;
568
    case SERIAL_DATA:
blueswir1's avatar
blueswir1 committed
569
        SER_DPRINTF("Write channel %c, ch %d\n", CHN_C(s), val);
570
        s->tx = val;
571
        if (s->wregs[W_TXCTRL2] & TXCTRL2_TXEN) { // tx enabled
blueswir1's avatar
blueswir1 committed
572 573
            if (s->chr)
                qemu_chr_write(s->chr, &s->tx, 1);
574
            else if (s->type == kbd && !s->disabled) {
blueswir1's avatar
blueswir1 committed
575 576 577
                handle_kbd_command(s, val);
            }
        }
578 579
        s->rregs[R_STATUS] |= STATUS_TXEMPTY; // Tx buffer empty
        s->rregs[R_SPEC] |= SPEC_ALLSENT; // All sent
580
        set_txint(s);
blueswir1's avatar
blueswir1 committed
581
        break;
bellard's avatar
bellard committed
582
    default:
blueswir1's avatar
blueswir1 committed
583
        break;
bellard's avatar
bellard committed
584 585 586
    }
}

587
static uint32_t escc_mem_readb(void *opaque, target_phys_addr_t addr)
bellard's avatar
bellard committed
588
{
589
    SerialState *serial = opaque;
bellard's avatar
bellard committed
590 591 592 593 594
    ChannelState *s;
    uint32_t saddr;
    uint32_t ret;
    int channel;

595 596
    saddr = (addr >> serial->it_shift) & 1;
    channel = (addr >> (serial->it_shift + 1)) & 1;
597
    s = &serial->chn[channel];
bellard's avatar
bellard committed
598
    switch (saddr) {
599 600 601
    case SERIAL_CTRL:
        SER_DPRINTF("Read channel %c, reg[%d] = %2.2x\n", CHN_C(s), s->reg,
                    s->rregs[s->reg]);
blueswir1's avatar
blueswir1 committed
602 603 604
        ret = s->rregs[s->reg];
        s->reg = 0;
        return ret;
605 606
    case SERIAL_DATA:
        s->rregs[R_STATUS] &= ~STATUS_RXAV;
607
        clr_rxint(s);
blueswir1's avatar
blueswir1 committed
608 609 610 611 612
        if (s->type == kbd || s->type == mouse)
            ret = get_queue(s);
        else
            ret = s->rx;
        SER_DPRINTF("Read channel %c, ch %d\n", CHN_C(s), ret);
613 614
        if (s->chr)
            qemu_chr_accept_input(s->chr);
blueswir1's avatar
blueswir1 committed
615
        return ret;
bellard's avatar
bellard committed
616
    default:
blueswir1's avatar
blueswir1 committed
617
        break;
bellard's avatar
bellard committed
618 619 620 621 622 623 624
    }
    return 0;
}

static int serial_can_receive(void *opaque)
{
    ChannelState *s = opaque;
bellard's avatar
bellard committed
625 626
    int ret;

627 628 629
    if (((s->wregs[W_RXCTRL] & RXCTRL_RXEN) == 0) // Rx not enabled
        || ((s->rregs[R_STATUS] & STATUS_RXAV) == STATUS_RXAV))
        // char already available
blueswir1's avatar
blueswir1 committed
630
        ret = 0;
bellard's avatar
bellard committed
631
    else
blueswir1's avatar
blueswir1 committed
632
        ret = 1;
bellard's avatar
bellard committed
633
    return ret;
bellard's avatar
bellard committed
634 635 636 637
}

static void serial_receive_byte(ChannelState *s, int ch)
{
638
    SER_DPRINTF("channel %c put ch %d\n", CHN_C(s), ch);
639
    s->rregs[R_STATUS] |= STATUS_RXAV;
bellard's avatar
bellard committed
640
    s->rx = ch;
641
    set_rxint(s);
bellard's avatar
bellard committed
642 643 644 645
}

static void serial_receive_break(ChannelState *s)
{
646
    s->rregs[R_STATUS] |= STATUS_BRK;
647
    escc_update_irq(s);
bellard's avatar
bellard committed
648 649 650 651 652 653 654 655 656 657 658 659 660 661 662
}

static void serial_receive1(void *opaque, const uint8_t *buf, int size)
{
    ChannelState *s = opaque;
    serial_receive_byte(s, buf[0]);
}

static void serial_event(void *opaque, int event)
{
    ChannelState *s = opaque;
    if (event == CHR_EVENT_BREAK)
        serial_receive_break(s);
}

663
static CPUReadMemoryFunc * const escc_mem_read[3] = {
664
    escc_mem_readb,
665 666
    NULL,
    NULL,
bellard's avatar
bellard committed
667 668
};

669
static CPUWriteMemoryFunc * const escc_mem_write[3] = {
670
    escc_mem_writeb,
671 672
    NULL,
    NULL,
bellard's avatar
bellard committed
673 674
};

675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691
static const VMStateDescription vmstate_escc_chn = {
    .name ="escc_chn",
    .version_id = 2,
    .minimum_version_id = 1,
    .minimum_version_id_old = 1,
    .fields      = (VMStateField []) {
        VMSTATE_UINT32(vmstate_dummy, ChannelState),
        VMSTATE_UINT32(reg, ChannelState),
        VMSTATE_UINT32(rxint, ChannelState),
        VMSTATE_UINT32(txint, ChannelState),
        VMSTATE_UINT32(rxint_under_svc, ChannelState),
        VMSTATE_UINT32(txint_under_svc, ChannelState),
        VMSTATE_UINT8(rx, ChannelState),
        VMSTATE_UINT8(tx, ChannelState),
        VMSTATE_BUFFER(wregs, ChannelState),
        VMSTATE_BUFFER(rregs, ChannelState),
        VMSTATE_END_OF_LIST()
bellard's avatar
bellard committed
692
    }
693
};
bellard's avatar
bellard committed
694

695 696 697 698 699 700 701 702 703 704 705
static const VMStateDescription vmstate_escc = {
    .name ="escc",
    .version_id = 2,
    .minimum_version_id = 1,
    .minimum_version_id_old = 1,
    .fields      = (VMStateField []) {
        VMSTATE_STRUCT_ARRAY(chn, SerialState, 2, 2, vmstate_escc_chn,
                             ChannelState),
        VMSTATE_END_OF_LIST()
    }
};
bellard's avatar
bellard committed
706

707
int escc_init(target_phys_addr_t base, qemu_irq irqA, qemu_irq irqB,
708 709
              CharDriverState *chrA, CharDriverState *chrB,
              int clock, int it_shift)
bellard's avatar
bellard committed
710
{
711 712 713 714 715
    DeviceState *dev;
    SysBusDevice *s;
    SerialState *d;

    dev = qdev_create(NULL, "escc");
716 717 718
    qdev_prop_set_uint32(dev, "disabled", 0);
    qdev_prop_set_uint32(dev, "frequency", clock);
    qdev_prop_set_uint32(dev, "it_shift", it_shift);
Blue Swirl's avatar
Blue Swirl committed
719 720
    qdev_prop_set_chr(dev, "chrB", chrB);
    qdev_prop_set_chr(dev, "chrA", chrA);
721 722
    qdev_prop_set_uint32(dev, "chnBtype", ser);
    qdev_prop_set_uint32(dev, "chnAtype", ser);
Markus Armbruster's avatar
Markus Armbruster committed
723
    qdev_init_nofail(dev);
724
    s = sysbus_from_qdev(dev);
725 726
    sysbus_connect_irq(s, 0, irqB);
    sysbus_connect_irq(s, 1, irqA);
727 728
    if (base) {
        sysbus_mmio_map(s, 0, base);
bellard's avatar
bellard committed
729
    }
730 731 732

    d = FROM_SYSBUS(SerialState, s);
    return d->mmio_index;
bellard's avatar
bellard committed
733 734
}

bellard's avatar
bellard committed
735 736 737 738 739 740 741 742 743 744 745
static const uint8_t keycodes[128] = {
    127, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 43, 53,
    54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 89, 76, 77, 78,
    79, 80, 81, 82, 83, 84, 85, 86, 87, 42, 99, 88, 100, 101, 102, 103,
    104, 105, 106, 107, 108, 109, 110, 47, 19, 121, 119, 5, 6, 8, 10, 12,
    14, 16, 17, 18, 7, 98, 23, 68, 69, 70, 71, 91, 92, 93, 125, 112,
    113, 114, 94, 50, 0, 0, 124, 9, 11, 0, 0, 0, 0, 0, 0, 0,
    90, 0, 46, 22, 13, 111, 52, 20, 96, 24, 28, 74, 27, 123, 44, 66,
    0, 45, 2, 4, 48, 0, 0, 21, 0, 0, 0, 0, 0, 120, 122, 67,
};

blueswir1's avatar
blueswir1 committed
746 747 748 749 750 751 752 753
static const uint8_t e0_keycodes[128] = {
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 90, 76, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 109, 0, 0, 13, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 68, 69, 70, 0, 91, 0, 93, 0, 112,
    113, 114, 94, 50, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
754
    1, 3, 25, 26, 49, 52, 72, 73, 97, 99, 111, 118, 120, 122, 67, 0,
blueswir1's avatar
blueswir1 committed
755 756
};

bellard's avatar
bellard committed
757 758 759
static void sunkbd_event(void *opaque, int ch)
{
    ChannelState *s = opaque;
bellard's avatar
bellard committed
760 761
    int release = ch & 0x80;

762 763
    KBD_DPRINTF("Untranslated keycode %2.2x (%s)\n", ch, release? "release" :
                "press");
764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785
    switch (ch) {
    case 58: // Caps lock press
        s->caps_lock_mode ^= 1;
        if (s->caps_lock_mode == 2)
            return; // Drop second press
        break;
    case 69: // Num lock press
        s->num_lock_mode ^= 1;
        if (s->num_lock_mode == 2)
            return; // Drop second press
        break;
    case 186: // Caps lock release
        s->caps_lock_mode ^= 2;
        if (s->caps_lock_mode == 3)
            return; // Drop first release
        break;
    case 197: // Num lock release
        s->num_lock_mode ^= 2;
        if (s->num_lock_mode == 3)
            return; // Drop first release
        break;
    case 0xe0:
blueswir1's avatar
blueswir1 committed
786 787
        s->e0_mode = 1;
        return;
788 789
    default:
        break;
blueswir1's avatar
blueswir1 committed
790 791 792 793 794 795 796 797
    }
    if (s->e0_mode) {
        s->e0_mode = 0;
        ch = e0_keycodes[ch & 0x7f];
    } else {
        ch = keycodes[ch & 0x7f];
    }
    KBD_DPRINTF("Translated keycode %2.2x\n", ch);
bellard's avatar
bellard committed
798 799 800 801 802 803
    put_queue(s, ch | release);
}

static void handle_kbd_command(ChannelState *s, int val)
{
    KBD_DPRINTF("Command %d\n", val);
blueswir1's avatar
blueswir1 committed
804 805 806 807
    if (s->led_mode) { // Ignore led byte
        s->led_mode = 0;
        return;
    }
bellard's avatar
bellard committed
808 809
    switch (val) {
    case 1: // Reset, return type code
blueswir1's avatar
blueswir1 committed
810
        clear_queue(s);
blueswir1's avatar
blueswir1 committed
811 812 813 814
        put_queue(s, 0xff);
        put_queue(s, 4); // Type 4
        put_queue(s, 0x7f);
        break;
blueswir1's avatar
blueswir1 committed
815 816 817
    case 0xe: // Set leds
        s->led_mode = 1;
        break;
bellard's avatar
bellard committed
818
    case 7: // Query layout
blueswir1's avatar
blueswir1 committed
819 820
    case 0xf:
        clear_queue(s);
blueswir1's avatar
blueswir1 committed
821 822 823
        put_queue(s, 0xfe);
        put_queue(s, 0); // XXX, layout?
        break;
bellard's avatar
bellard committed
824
    default:
blueswir1's avatar
blueswir1 committed
825
        break;
bellard's avatar
bellard committed
826
    }
bellard's avatar
bellard committed
827 828
}

829
static void sunmouse_event(void *opaque,
bellard's avatar
bellard committed
830 831 832 833 834
                               int dx, int dy, int dz, int buttons_state)
{
    ChannelState *s = opaque;
    int ch;

835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850
    MS_DPRINTF("dx=%d dy=%d buttons=%01x\n", dx, dy, buttons_state);

    ch = 0x80 | 0x7; /* protocol start byte, no buttons pressed */

    if (buttons_state & MOUSE_EVENT_LBUTTON)
        ch ^= 0x4;
    if (buttons_state & MOUSE_EVENT_MBUTTON)
        ch ^= 0x2;
    if (buttons_state & MOUSE_EVENT_RBUTTON)
        ch ^= 0x1;

    put_queue(s, ch);

    ch = dx;

    if (ch > 127)
851
        ch = 127;
852
    else if (ch < -127)
853
        ch = -127;
854 855 856 857 858 859

    put_queue(s, ch & 0xff);

    ch = -dy;

    if (ch > 127)
860
        ch = 127;
861
    else if (ch < -127)
862
        ch = -127;
863 864 865 866 867 868 869

    put_queue(s, ch & 0xff);

    // MSC protocol specify two extra motion bytes

    put_queue(s, 0);
    put_queue(s, 0);
bellard's avatar
bellard committed
870 871
}

872
void slavio_serial_ms_kbd_init(target_phys_addr_t base, qemu_irq irq,
873
                               int disabled, int clock, int it_shift)
bellard's avatar
bellard committed
874
{
875 876 877 878
    DeviceState *dev;
    SysBusDevice *s;

    dev = qdev_create(NULL, "escc");
879 880 881
    qdev_prop_set_uint32(dev, "disabled", disabled);
    qdev_prop_set_uint32(dev, "frequency", clock);
    qdev_prop_set_uint32(dev, "it_shift", it_shift);
Blue Swirl's avatar
Blue Swirl committed
882 883
    qdev_prop_set_chr(dev, "chrB", NULL);
    qdev_prop_set_chr(dev, "chrA", NULL);
884 885
    qdev_prop_set_uint32(dev, "chnBtype", mouse);
    qdev_prop_set_uint32(dev, "chnAtype", kbd);
Markus Armbruster's avatar
Markus Armbruster committed
886
    qdev_init_nofail(dev);
887 888 889 890 891
    s = sysbus_from_qdev(dev);
    sysbus_connect_irq(s, 0, irq);
    sysbus_connect_irq(s, 1, irq);
    sysbus_mmio_map(s, 0, base);
}
892

893
static int escc_init1(SysBusDevice *dev)
894 895 896 897
{
    SerialState *s = FROM_SYSBUS(SerialState, dev);
    int io;
    unsigned int i;
898 899 900

    s->chn[0].disabled = s->disabled;
    s->chn[1].disabled = s->disabled;
bellard's avatar
bellard committed
901
    for (i = 0; i < 2; i++) {
902
        sysbus_init_irq(dev, &s->chn[i].irq);
blueswir1's avatar
blueswir1 committed
903
        s->chn[i].chn = 1 - i;
904
        s->chn[i].clock = s->frequency / 2;
905 906 907 908
        if (s->chn[i].chr) {
            qemu_chr_add_handlers(s->chn[i].chr, serial_can_receive,
                                  serial_receive1, serial_event, &s->chn[i]);
        }
bellard's avatar
bellard committed
909 910 911
    }
    s->chn[0].otherchn = &s->chn[1];
    s->chn[1].otherchn = &s->chn[0];
bellard's avatar
bellard committed
912

913 914 915
    io = cpu_register_io_memory(escc_mem_read, escc_mem_write, s);
    sysbus_init_mmio(dev, ESCC_SIZE << s->it_shift, io);
    s->mmio_index = io;
bellard's avatar
bellard committed
916

917 918 919 920 921 922 923
    if (s->chn[0].type == mouse) {
        qemu_add_mouse_event_handler(sunmouse_event, &s->chn[0], 0,
                                     "QEMU Sun Mouse");
    }
    if (s->chn[1].type == kbd) {
        qemu_add_kbd_event_handler(sunkbd_event, &s->chn[1]);
    }
924

925
    return 0;
bellard's avatar
bellard committed
926
}
927 928 929 930 931

static SysBusDeviceInfo escc_info = {
    .init = escc_init1,
    .qdev.name  = "escc",
    .qdev.size  = sizeof(SerialState),
932 933
    .qdev.vmsd  = &vmstate_escc,
    .qdev.reset = escc_reset,
934
    .qdev.props = (Property[]) {
935 936 937 938 939 940 941 942 943
        DEFINE_PROP_UINT32("frequency", SerialState, frequency,   0),
        DEFINE_PROP_UINT32("it_shift",  SerialState, it_shift,    0),
        DEFINE_PROP_UINT32("disabled",  SerialState, disabled,    0),
        DEFINE_PROP_UINT32("disabled",  SerialState, disabled,    0),
        DEFINE_PROP_UINT32("chnBtype",  SerialState, chn[0].type, 0),
        DEFINE_PROP_UINT32("chnAtype",  SerialState, chn[1].type, 0),
        DEFINE_PROP_CHR("chrB", SerialState, chn[0].chr),
        DEFINE_PROP_CHR("chrA", SerialState, chn[1].chr),
        DEFINE_PROP_END_OF_LIST(),
944 945 946 947 948 949 950 951 952
    }
};

static void escc_register_devices(void)
{
    sysbus_register_withprop(&escc_info);
}

device_init(escc_register_devices)