escc.c 26.4 KB
Newer Older
bellard's avatar
bellard committed
1
/*
2
 * QEMU ESCC (Z8030/Z8530/Z85C30/SCC/ESCC) serial port emulation
3
 *
bellard's avatar
bellard committed
4
 * Copyright (c) 2003-2005 Fabrice Bellard
5
 *
bellard's avatar
bellard committed
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
24

pbrook's avatar
pbrook committed
25
#include "hw.h"
26
#include "sysbus.h"
27
#include "escc.h"
pbrook's avatar
pbrook committed
28 29 30
#include "qemu-char.h"
#include "console.h"

bellard's avatar
bellard committed
31
/* debug serial */
bellard's avatar
bellard committed
32 33 34 35 36
//#define DEBUG_SERIAL

/* debug keyboard */
//#define DEBUG_KBD

bellard's avatar
bellard committed
37
/* debug mouse */
bellard's avatar
bellard committed
38 39 40
//#define DEBUG_MOUSE

/*
41
 * On Sparc32 this is the serial port, mouse and keyboard part of chip STP2001
bellard's avatar
bellard committed
42 43
 * (Slave I/O), also produced as NCR89C105. See
 * http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C105.txt
44
 *
bellard's avatar
bellard committed
45 46 47 48
 * The serial ports implement full AMD AM8530 or Zilog Z8530 chips,
 * mouse and keyboard ports don't implement all functions and they are
 * only asynchronous. There is no DMA.
 *
49 50 51 52 53 54 55 56
 * Z85C30 is also used on PowerMacs. There are some small differences
 * between Sparc version (sunzilog) and PowerMac (pmac):
 *  Offset between control and data registers
 *  There is some kind of lockup bug, but we can ignore it
 *  CTS is inverted
 *  DMA on pmac using DBDMA chip
 *  pmac can do IRDA and faster rates, sunzilog can only do 38400
 *  pmac baud rate generator clock is 3.6864 MHz, sunzilog 4.9152 MHz
bellard's avatar
bellard committed
57 58
 */

59 60 61 62 63 64 65
/*
 * Modifications:
 *  2006-Aug-10  Igor Kovalenko :   Renamed KBDQueue to SERIOQueue, implemented
 *                                  serial mouse queue.
 *                                  Implemented serial mouse protocol.
 */

bellard's avatar
bellard committed
66
#ifdef DEBUG_SERIAL
67 68
#define SER_DPRINTF(fmt, ...)                                   \
    do { printf("SER: " fmt , ## __VA_ARGS__); } while (0)
bellard's avatar
bellard committed
69
#else
70
#define SER_DPRINTF(fmt, ...)
bellard's avatar
bellard committed
71 72
#endif
#ifdef DEBUG_KBD
73 74
#define KBD_DPRINTF(fmt, ...)                                   \
    do { printf("KBD: " fmt , ## __VA_ARGS__); } while (0)
bellard's avatar
bellard committed
75
#else
76
#define KBD_DPRINTF(fmt, ...)
bellard's avatar
bellard committed
77 78
#endif
#ifdef DEBUG_MOUSE
79 80
#define MS_DPRINTF(fmt, ...)                                    \
    do { printf("MSC: " fmt , ## __VA_ARGS__); } while (0)
bellard's avatar
bellard committed
81
#else
82
#define MS_DPRINTF(fmt, ...)
bellard's avatar
bellard committed
83 84 85 86 87 88
#endif

typedef enum {
    chn_a, chn_b,
} chn_id_t;

89 90
#define CHN_C(s) ((s)->chn == chn_b? 'b' : 'a')

bellard's avatar
bellard committed
91 92 93 94
typedef enum {
    ser, kbd, mouse,
} chn_type_t;

95
#define SERIO_QUEUE_SIZE 256
bellard's avatar
bellard committed
96 97

typedef struct {
98
    uint8_t data[SERIO_QUEUE_SIZE];
bellard's avatar
bellard committed
99
    int rptr, wptr, count;
100
} SERIOQueue;
bellard's avatar
bellard committed
101

102
#define SERIAL_REGS 16
bellard's avatar
bellard committed
103
typedef struct ChannelState {
pbrook's avatar
pbrook committed
104
    qemu_irq irq;
blueswir1's avatar
blueswir1 committed
105 106
    uint32_t reg;
    uint32_t rxint, txint, rxint_under_svc, txint_under_svc;
bellard's avatar
bellard committed
107 108 109
    chn_id_t chn; // this channel, A (base+4) or B (base+0)
    chn_type_t type;
    struct ChannelState *otherchn;
110
    uint8_t rx, tx, wregs[SERIAL_REGS], rregs[SERIAL_REGS];
111
    SERIOQueue queue;
bellard's avatar
bellard committed
112
    CharDriverState *chr;
113
    int e0_mode, led_mode, caps_lock_mode, num_lock_mode;
114
    int disabled;
115
    int clock;
bellard's avatar
bellard committed
116 117 118
} ChannelState;

struct SerialState {
119
    SysBusDevice busdev;
bellard's avatar
bellard committed
120
    struct ChannelState chn[2];
121
    uint32_t it_shift;
122
    int mmio_index;
123 124
    uint32_t disabled;
    uint32_t frequency;
bellard's avatar
bellard committed
125 126
};

127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227
#define SERIAL_CTRL 0
#define SERIAL_DATA 1

#define W_CMD     0
#define CMD_PTR_MASK   0x07
#define CMD_CMD_MASK   0x38
#define CMD_HI         0x08
#define CMD_CLR_TXINT  0x28
#define CMD_CLR_IUS    0x38
#define W_INTR    1
#define INTR_INTALL    0x01
#define INTR_TXINT     0x02
#define INTR_RXMODEMSK 0x18
#define INTR_RXINT1ST  0x08
#define INTR_RXINTALL  0x10
#define W_IVEC    2
#define W_RXCTRL  3
#define RXCTRL_RXEN    0x01
#define W_TXCTRL1 4
#define TXCTRL1_PAREN  0x01
#define TXCTRL1_PAREV  0x02
#define TXCTRL1_1STOP  0x04
#define TXCTRL1_1HSTOP 0x08
#define TXCTRL1_2STOP  0x0c
#define TXCTRL1_STPMSK 0x0c
#define TXCTRL1_CLK1X  0x00
#define TXCTRL1_CLK16X 0x40
#define TXCTRL1_CLK32X 0x80
#define TXCTRL1_CLK64X 0xc0
#define TXCTRL1_CLKMSK 0xc0
#define W_TXCTRL2 5
#define TXCTRL2_TXEN   0x08
#define TXCTRL2_BITMSK 0x60
#define TXCTRL2_5BITS  0x00
#define TXCTRL2_7BITS  0x20
#define TXCTRL2_6BITS  0x40
#define TXCTRL2_8BITS  0x60
#define W_SYNC1   6
#define W_SYNC2   7
#define W_TXBUF   8
#define W_MINTR   9
#define MINTR_STATUSHI 0x10
#define MINTR_RST_MASK 0xc0
#define MINTR_RST_B    0x40
#define MINTR_RST_A    0x80
#define MINTR_RST_ALL  0xc0
#define W_MISC1  10
#define W_CLOCK  11
#define CLOCK_TRXC     0x08
#define W_BRGLO  12
#define W_BRGHI  13
#define W_MISC2  14
#define MISC2_PLLDIS   0x30
#define W_EXTINT 15
#define EXTINT_DCD     0x08
#define EXTINT_SYNCINT 0x10
#define EXTINT_CTSINT  0x20
#define EXTINT_TXUNDRN 0x40
#define EXTINT_BRKINT  0x80

#define R_STATUS  0
#define STATUS_RXAV    0x01
#define STATUS_ZERO    0x02
#define STATUS_TXEMPTY 0x04
#define STATUS_DCD     0x08
#define STATUS_SYNC    0x10
#define STATUS_CTS     0x20
#define STATUS_TXUNDRN 0x40
#define STATUS_BRK     0x80
#define R_SPEC    1
#define SPEC_ALLSENT   0x01
#define SPEC_BITS8     0x06
#define R_IVEC    2
#define IVEC_TXINTB    0x00
#define IVEC_LONOINT   0x06
#define IVEC_LORXINTA  0x0c
#define IVEC_LORXINTB  0x04
#define IVEC_LOTXINTA  0x08
#define IVEC_HINOINT   0x60
#define IVEC_HIRXINTA  0x30
#define IVEC_HIRXINTB  0x20
#define IVEC_HITXINTA  0x10
#define R_INTR    3
#define INTR_EXTINTB   0x01
#define INTR_TXINTB    0x02
#define INTR_RXINTB    0x04
#define INTR_EXTINTA   0x08
#define INTR_TXINTA    0x10
#define INTR_RXINTA    0x20
#define R_IPEN    4
#define R_TXCTRL1 5
#define R_TXCTRL2 6
#define R_BC      7
#define R_RXBUF   8
#define R_RXCTRL  9
#define R_MISC   10
#define R_MISC1  11
#define R_BRGLO  12
#define R_BRGHI  13
#define R_MISC1I 14
#define R_EXTINT 15
bellard's avatar
bellard committed
228

bellard's avatar
bellard committed
229 230 231 232
static void handle_kbd_command(ChannelState *s, int val);
static int serial_can_receive(void *opaque);
static void serial_receive_byte(ChannelState *s, int ch);

blueswir1's avatar
blueswir1 committed
233 234 235 236 237 238 239
static void clear_queue(void *opaque)
{
    ChannelState *s = opaque;
    SERIOQueue *q = &s->queue;
    q->rptr = q->wptr = q->count = 0;
}

bellard's avatar
bellard committed
240 241 242
static void put_queue(void *opaque, int b)
{
    ChannelState *s = opaque;
243
    SERIOQueue *q = &s->queue;
bellard's avatar
bellard committed
244

245
    SER_DPRINTF("channel %c put: 0x%02x\n", CHN_C(s), b);
246
    if (q->count >= SERIO_QUEUE_SIZE)
bellard's avatar
bellard committed
247 248
        return;
    q->data[q->wptr] = b;
249
    if (++q->wptr == SERIO_QUEUE_SIZE)
bellard's avatar
bellard committed
250 251 252 253 254 255 256 257
        q->wptr = 0;
    q->count++;
    serial_receive_byte(s, 0);
}

static uint32_t get_queue(void *opaque)
{
    ChannelState *s = opaque;
258
    SERIOQueue *q = &s->queue;
bellard's avatar
bellard committed
259
    int val;
260

bellard's avatar
bellard committed
261
    if (q->count == 0) {
blueswir1's avatar
blueswir1 committed
262
        return 0;
bellard's avatar
bellard committed
263 264
    } else {
        val = q->data[q->rptr];
265
        if (++q->rptr == SERIO_QUEUE_SIZE)
bellard's avatar
bellard committed
266 267 268
            q->rptr = 0;
        q->count--;
    }
blueswir1's avatar
blueswir1 committed
269
    SER_DPRINTF("channel %c get 0x%02x\n", CHN_C(s), val);
bellard's avatar
bellard committed
270
    if (q->count > 0)
blueswir1's avatar
blueswir1 committed
271
        serial_receive_byte(s, 0);
bellard's avatar
bellard committed
272 273 274
    return val;
}

275
static int escc_update_irq_chn(ChannelState *s)
bellard's avatar
bellard committed
276
{
blueswir1's avatar
blueswir1 committed
277
    if ((((s->wregs[W_INTR] & INTR_TXINT) && s->txint == 1) ||
278 279 280
         // tx ints enabled, pending
         ((((s->wregs[W_INTR] & INTR_RXMODEMSK) == INTR_RXINT1ST) ||
           ((s->wregs[W_INTR] & INTR_RXMODEMSK) == INTR_RXINTALL)) &&
blueswir1's avatar
blueswir1 committed
281
          s->rxint == 1) || // rx ints enabled, pending
282 283
         ((s->wregs[W_EXTINT] & EXTINT_BRKINT) &&
          (s->rregs[R_STATUS] & STATUS_BRK)))) { // break int e&p
bellard's avatar
bellard committed
284
        return 1;
bellard's avatar
bellard committed
285
    }
bellard's avatar
bellard committed
286 287 288
    return 0;
}

289
static void escc_update_irq(ChannelState *s)
bellard's avatar
bellard committed
290 291 292
{
    int irq;

293 294
    irq = escc_update_irq_chn(s);
    irq |= escc_update_irq_chn(s->otherchn);
bellard's avatar
bellard committed
295

pbrook's avatar
pbrook committed
296 297
    SER_DPRINTF("IRQ = %d\n", irq);
    qemu_set_irq(s->irq, irq);
bellard's avatar
bellard committed
298 299
}

300
static void escc_reset_chn(ChannelState *s)
bellard's avatar
bellard committed
301 302 303 304
{
    int i;

    s->reg = 0;
blueswir1's avatar
blueswir1 committed
305
    for (i = 0; i < SERIAL_REGS; i++) {
blueswir1's avatar
blueswir1 committed
306 307
        s->rregs[i] = 0;
        s->wregs[i] = 0;
bellard's avatar
bellard committed
308
    }
309 310 311 312 313 314
    s->wregs[W_TXCTRL1] = TXCTRL1_1STOP; // 1X divisor, 1 stop bit, no parity
    s->wregs[W_MINTR] = MINTR_RST_ALL;
    s->wregs[W_CLOCK] = CLOCK_TRXC; // Synch mode tx clock = TRxC
    s->wregs[W_MISC2] = MISC2_PLLDIS; // PLL disabled
    s->wregs[W_EXTINT] = EXTINT_DCD | EXTINT_SYNCINT | EXTINT_CTSINT |
        EXTINT_TXUNDRN | EXTINT_BRKINT; // Enable most interrupts
315
    if (s->disabled)
316 317
        s->rregs[R_STATUS] = STATUS_TXEMPTY | STATUS_DCD | STATUS_SYNC |
            STATUS_CTS | STATUS_TXUNDRN;
318
    else
319
        s->rregs[R_STATUS] = STATUS_TXEMPTY | STATUS_TXUNDRN;
320
    s->rregs[R_SPEC] = SPEC_BITS8 | SPEC_ALLSENT;
bellard's avatar
bellard committed
321 322 323

    s->rx = s->tx = 0;
    s->rxint = s->txint = 0;
bellard's avatar
bellard committed
324
    s->rxint_under_svc = s->txint_under_svc = 0;
325
    s->e0_mode = s->led_mode = s->caps_lock_mode = s->num_lock_mode = 0;
blueswir1's avatar
blueswir1 committed
326
    clear_queue(s);
bellard's avatar
bellard committed
327 328
}

329
static void escc_reset(void *opaque)
bellard's avatar
bellard committed
330 331
{
    SerialState *s = opaque;
332 333
    escc_reset_chn(&s->chn[0]);
    escc_reset_chn(&s->chn[1]);
bellard's avatar
bellard committed
334 335
}

336 337 338
static inline void set_rxint(ChannelState *s)
{
    s->rxint = 1;
bellard's avatar
bellard committed
339 340
    if (!s->txint_under_svc) {
        s->rxint_under_svc = 1;
blueswir1's avatar
blueswir1 committed
341
        if (s->chn == chn_a) {
342 343
            if (s->wregs[W_MINTR] & MINTR_STATUSHI)
                s->otherchn->rregs[R_IVEC] = IVEC_HIRXINTA;
blueswir1's avatar
blueswir1 committed
344
            else
345
                s->otherchn->rregs[R_IVEC] = IVEC_LORXINTA;
blueswir1's avatar
blueswir1 committed
346
        } else {
347 348
            if (s->wregs[W_MINTR] & MINTR_STATUSHI)
                s->rregs[R_IVEC] = IVEC_HIRXINTB;
blueswir1's avatar
blueswir1 committed
349
            else
350
                s->rregs[R_IVEC] = IVEC_LORXINTB;
blueswir1's avatar
blueswir1 committed
351
        }
352
    }
353
    if (s->chn == chn_a)
354
        s->rregs[R_INTR] |= INTR_RXINTA;
355
    else
356
        s->otherchn->rregs[R_INTR] |= INTR_RXINTB;
357
    escc_update_irq(s);
358 359
}

360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377
static inline void set_txint(ChannelState *s)
{
    s->txint = 1;
    if (!s->rxint_under_svc) {
        s->txint_under_svc = 1;
        if (s->chn == chn_a) {
            if (s->wregs[W_MINTR] & MINTR_STATUSHI)
                s->otherchn->rregs[R_IVEC] = IVEC_HITXINTA;
            else
                s->otherchn->rregs[R_IVEC] = IVEC_LOTXINTA;
        } else {
            s->rregs[R_IVEC] = IVEC_TXINTB;
        }
    }
    if (s->chn == chn_a)
        s->rregs[R_INTR] |= INTR_TXINTA;
    else
        s->otherchn->rregs[R_INTR] |= INTR_TXINTB;
378
    escc_update_irq(s);
379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399
}

static inline void clr_rxint(ChannelState *s)
{
    s->rxint = 0;
    s->rxint_under_svc = 0;
    if (s->chn == chn_a) {
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->otherchn->rregs[R_IVEC] = IVEC_HINOINT;
        else
            s->otherchn->rregs[R_IVEC] = IVEC_LONOINT;
        s->rregs[R_INTR] &= ~INTR_RXINTA;
    } else {
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->rregs[R_IVEC] = IVEC_HINOINT;
        else
            s->rregs[R_IVEC] = IVEC_LONOINT;
        s->otherchn->rregs[R_INTR] &= ~INTR_RXINTB;
    }
    if (s->txint)
        set_txint(s);
400
    escc_update_irq(s);
401 402
}

403 404 405
static inline void clr_txint(ChannelState *s)
{
    s->txint = 0;
bellard's avatar
bellard committed
406
    s->txint_under_svc = 0;
407
    if (s->chn == chn_a) {
408 409
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->otherchn->rregs[R_IVEC] = IVEC_HINOINT;
410
        else
411 412
            s->otherchn->rregs[R_IVEC] = IVEC_LONOINT;
        s->rregs[R_INTR] &= ~INTR_TXINTA;
413
    } else {
414 415
        if (s->wregs[W_MINTR] & MINTR_STATUSHI)
            s->rregs[R_IVEC] = IVEC_HINOINT;
416
        else
417 418
            s->rregs[R_IVEC] = IVEC_LONOINT;
        s->otherchn->rregs[R_INTR] &= ~INTR_TXINTB;
419
    }
bellard's avatar
bellard committed
420 421
    if (s->rxint)
        set_rxint(s);
422
    escc_update_irq(s);
423 424
}

425
static void escc_update_parameters(ChannelState *s)
426 427 428 429 430 431 432
{
    int speed, parity, data_bits, stop_bits;
    QEMUSerialSetParams ssp;

    if (!s->chr || s->type != ser)
        return;

433 434
    if (s->wregs[W_TXCTRL1] & TXCTRL1_PAREN) {
        if (s->wregs[W_TXCTRL1] & TXCTRL1_PAREV)
435 436 437 438 439 440
            parity = 'E';
        else
            parity = 'O';
    } else {
        parity = 'N';
    }
441
    if ((s->wregs[W_TXCTRL1] & TXCTRL1_STPMSK) == TXCTRL1_2STOP)
442 443 444
        stop_bits = 2;
    else
        stop_bits = 1;
445 446
    switch (s->wregs[W_TXCTRL2] & TXCTRL2_BITMSK) {
    case TXCTRL2_5BITS:
447 448
        data_bits = 5;
        break;
449
    case TXCTRL2_7BITS:
450 451
        data_bits = 7;
        break;
452
    case TXCTRL2_6BITS:
453 454 455
        data_bits = 6;
        break;
    default:
456
    case TXCTRL2_8BITS:
457 458 459
        data_bits = 8;
        break;
    }
460
    speed = s->clock / ((s->wregs[W_BRGLO] | (s->wregs[W_BRGHI] << 8)) + 2);
461 462
    switch (s->wregs[W_TXCTRL1] & TXCTRL1_CLKMSK) {
    case TXCTRL1_CLK1X:
463
        break;
464
    case TXCTRL1_CLK16X:
465 466
        speed /= 16;
        break;
467
    case TXCTRL1_CLK32X:
468 469 470
        speed /= 32;
        break;
    default:
471
    case TXCTRL1_CLK64X:
472 473 474 475 476 477 478 479 480 481 482 483
        speed /= 64;
        break;
    }
    ssp.speed = speed;
    ssp.parity = parity;
    ssp.data_bits = data_bits;
    ssp.stop_bits = stop_bits;
    SER_DPRINTF("channel %c: speed=%d parity=%c data=%d stop=%d\n", CHN_C(s),
                speed, parity, data_bits, stop_bits);
    qemu_chr_ioctl(s->chr, CHR_IOCTL_SERIAL_SET_PARAMS, &ssp);
}

484
static void escc_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
bellard's avatar
bellard committed
485
{
486
    SerialState *serial = opaque;
bellard's avatar
bellard committed
487 488 489 490 491
    ChannelState *s;
    uint32_t saddr;
    int newreg, channel;

    val &= 0xff;
492 493
    saddr = (addr >> serial->it_shift) & 1;
    channel = (addr >> (serial->it_shift + 1)) & 1;
494
    s = &serial->chn[channel];
bellard's avatar
bellard committed
495
    switch (saddr) {
496 497 498
    case SERIAL_CTRL:
        SER_DPRINTF("Write channel %c, reg[%d] = %2.2x\n", CHN_C(s), s->reg,
                    val & 0xff);
blueswir1's avatar
blueswir1 committed
499 500
        newreg = 0;
        switch (s->reg) {
501 502 503
        case W_CMD:
            newreg = val & CMD_PTR_MASK;
            val &= CMD_CMD_MASK;
blueswir1's avatar
blueswir1 committed
504
            switch (val) {
505 506
            case CMD_HI:
                newreg |= CMD_HI;
blueswir1's avatar
blueswir1 committed
507
                break;
508
            case CMD_CLR_TXINT:
509
                clr_txint(s);
blueswir1's avatar
blueswir1 committed
510
                break;
511
            case CMD_CLR_IUS:
bellard's avatar
bellard committed
512 513 514 515
                if (s->rxint_under_svc)
                    clr_rxint(s);
                else if (s->txint_under_svc)
                    clr_txint(s);
blueswir1's avatar
blueswir1 committed
516 517 518 519 520
                break;
            default:
                break;
            }
            break;
521 522 523 524
        case W_INTR ... W_RXCTRL:
        case W_SYNC1 ... W_TXBUF:
        case W_MISC1 ... W_CLOCK:
        case W_MISC2 ... W_EXTINT:
blueswir1's avatar
blueswir1 committed
525 526
            s->wregs[s->reg] = val;
            break;
527 528
        case W_TXCTRL1:
        case W_TXCTRL2:
529
            s->wregs[s->reg] = val;
530
            escc_update_parameters(s);
531
            break;
532 533
        case W_BRGLO:
        case W_BRGHI:
blueswir1's avatar
blueswir1 committed
534
            s->wregs[s->reg] = val;
535
            s->rregs[s->reg] = val;
536
            escc_update_parameters(s);
blueswir1's avatar
blueswir1 committed
537
            break;
538 539
        case W_MINTR:
            switch (val & MINTR_RST_MASK) {
blueswir1's avatar
blueswir1 committed
540 541 542
            case 0:
            default:
                break;
543
            case MINTR_RST_B:
544
                escc_reset_chn(&serial->chn[0]);
blueswir1's avatar
blueswir1 committed
545
                return;
546
            case MINTR_RST_A:
547
                escc_reset_chn(&serial->chn[1]);
blueswir1's avatar
blueswir1 committed
548
                return;
549
            case MINTR_RST_ALL:
550
                escc_reset(serial);
blueswir1's avatar
blueswir1 committed
551 552 553 554 555 556 557 558 559 560 561
                return;
            }
            break;
        default:
            break;
        }
        if (s->reg == 0)
            s->reg = newreg;
        else
            s->reg = 0;
        break;
562
    case SERIAL_DATA:
blueswir1's avatar
blueswir1 committed
563
        SER_DPRINTF("Write channel %c, ch %d\n", CHN_C(s), val);
564
        s->tx = val;
565
        if (s->wregs[W_TXCTRL2] & TXCTRL2_TXEN) { // tx enabled
blueswir1's avatar
blueswir1 committed
566 567
            if (s->chr)
                qemu_chr_write(s->chr, &s->tx, 1);
568
            else if (s->type == kbd && !s->disabled) {
blueswir1's avatar
blueswir1 committed
569 570 571
                handle_kbd_command(s, val);
            }
        }
572 573
        s->rregs[R_STATUS] |= STATUS_TXEMPTY; // Tx buffer empty
        s->rregs[R_SPEC] |= SPEC_ALLSENT; // All sent
574
        set_txint(s);
blueswir1's avatar
blueswir1 committed
575
        break;
bellard's avatar
bellard committed
576
    default:
blueswir1's avatar
blueswir1 committed
577
        break;
bellard's avatar
bellard committed
578 579 580
    }
}

581
static uint32_t escc_mem_readb(void *opaque, target_phys_addr_t addr)
bellard's avatar
bellard committed
582
{
583
    SerialState *serial = opaque;
bellard's avatar
bellard committed
584 585 586 587 588
    ChannelState *s;
    uint32_t saddr;
    uint32_t ret;
    int channel;

589 590
    saddr = (addr >> serial->it_shift) & 1;
    channel = (addr >> (serial->it_shift + 1)) & 1;
591
    s = &serial->chn[channel];
bellard's avatar
bellard committed
592
    switch (saddr) {
593 594 595
    case SERIAL_CTRL:
        SER_DPRINTF("Read channel %c, reg[%d] = %2.2x\n", CHN_C(s), s->reg,
                    s->rregs[s->reg]);
blueswir1's avatar
blueswir1 committed
596 597 598
        ret = s->rregs[s->reg];
        s->reg = 0;
        return ret;
599 600
    case SERIAL_DATA:
        s->rregs[R_STATUS] &= ~STATUS_RXAV;
601
        clr_rxint(s);
blueswir1's avatar
blueswir1 committed
602 603 604 605 606
        if (s->type == kbd || s->type == mouse)
            ret = get_queue(s);
        else
            ret = s->rx;
        SER_DPRINTF("Read channel %c, ch %d\n", CHN_C(s), ret);
607 608
        if (s->chr)
            qemu_chr_accept_input(s->chr);
blueswir1's avatar
blueswir1 committed
609
        return ret;
bellard's avatar
bellard committed
610
    default:
blueswir1's avatar
blueswir1 committed
611
        break;
bellard's avatar
bellard committed
612 613 614 615 616 617 618
    }
    return 0;
}

static int serial_can_receive(void *opaque)
{
    ChannelState *s = opaque;
bellard's avatar
bellard committed
619 620
    int ret;

621 622 623
    if (((s->wregs[W_RXCTRL] & RXCTRL_RXEN) == 0) // Rx not enabled
        || ((s->rregs[R_STATUS] & STATUS_RXAV) == STATUS_RXAV))
        // char already available
blueswir1's avatar
blueswir1 committed
624
        ret = 0;
bellard's avatar
bellard committed
625
    else
blueswir1's avatar
blueswir1 committed
626
        ret = 1;
bellard's avatar
bellard committed
627
    return ret;
bellard's avatar
bellard committed
628 629 630 631
}

static void serial_receive_byte(ChannelState *s, int ch)
{
632
    SER_DPRINTF("channel %c put ch %d\n", CHN_C(s), ch);
633
    s->rregs[R_STATUS] |= STATUS_RXAV;
bellard's avatar
bellard committed
634
    s->rx = ch;
635
    set_rxint(s);
bellard's avatar
bellard committed
636 637 638 639
}

static void serial_receive_break(ChannelState *s)
{
640
    s->rregs[R_STATUS] |= STATUS_BRK;
641
    escc_update_irq(s);
bellard's avatar
bellard committed
642 643 644 645 646 647 648 649 650 651 652 653 654 655 656
}

static void serial_receive1(void *opaque, const uint8_t *buf, int size)
{
    ChannelState *s = opaque;
    serial_receive_byte(s, buf[0]);
}

static void serial_event(void *opaque, int event)
{
    ChannelState *s = opaque;
    if (event == CHR_EVENT_BREAK)
        serial_receive_break(s);
}

657
static CPUReadMemoryFunc * const escc_mem_read[3] = {
658
    escc_mem_readb,
659 660
    NULL,
    NULL,
bellard's avatar
bellard committed
661 662
};

663
static CPUWriteMemoryFunc * const escc_mem_write[3] = {
664
    escc_mem_writeb,
665 666
    NULL,
    NULL,
bellard's avatar
bellard committed
667 668
};

669
static void escc_save_chn(QEMUFile *f, ChannelState *s)
bellard's avatar
bellard committed
670
{
blueswir1's avatar
blueswir1 committed
671 672
    uint32_t tmp = 0;

pbrook's avatar
pbrook committed
673
    qemu_put_be32s(f, &tmp); /* unused, was IRQ.  */
bellard's avatar
bellard committed
674 675 676
    qemu_put_be32s(f, &s->reg);
    qemu_put_be32s(f, &s->rxint);
    qemu_put_be32s(f, &s->txint);
bellard's avatar
bellard committed
677 678
    qemu_put_be32s(f, &s->rxint_under_svc);
    qemu_put_be32s(f, &s->txint_under_svc);
bellard's avatar
bellard committed
679 680
    qemu_put_8s(f, &s->rx);
    qemu_put_8s(f, &s->tx);
681 682
    qemu_put_buffer(f, s->wregs, SERIAL_REGS);
    qemu_put_buffer(f, s->rregs, SERIAL_REGS);
bellard's avatar
bellard committed
683 684
}

685
static void escc_save(QEMUFile *f, void *opaque)
bellard's avatar
bellard committed
686 687 688
{
    SerialState *s = opaque;

689 690
    escc_save_chn(f, &s->chn[0]);
    escc_save_chn(f, &s->chn[1]);
bellard's avatar
bellard committed
691 692
}

693
static int escc_load_chn(QEMUFile *f, ChannelState *s, int version_id)
bellard's avatar
bellard committed
694
{
blueswir1's avatar
blueswir1 committed
695
    uint32_t tmp;
pbrook's avatar
pbrook committed
696

bellard's avatar
bellard committed
697
    if (version_id > 2)
bellard's avatar
bellard committed
698 699
        return -EINVAL;

pbrook's avatar
pbrook committed
700
    qemu_get_be32s(f, &tmp); /* unused */
bellard's avatar
bellard committed
701 702 703
    qemu_get_be32s(f, &s->reg);
    qemu_get_be32s(f, &s->rxint);
    qemu_get_be32s(f, &s->txint);
bellard's avatar
bellard committed
704 705 706 707
    if (version_id >= 2) {
        qemu_get_be32s(f, &s->rxint_under_svc);
        qemu_get_be32s(f, &s->txint_under_svc);
    }
bellard's avatar
bellard committed
708 709
    qemu_get_8s(f, &s->rx);
    qemu_get_8s(f, &s->tx);
710 711
    qemu_get_buffer(f, s->wregs, SERIAL_REGS);
    qemu_get_buffer(f, s->rregs, SERIAL_REGS);
bellard's avatar
bellard committed
712 713 714
    return 0;
}

715
static int escc_load(QEMUFile *f, void *opaque, int version_id)
bellard's avatar
bellard committed
716 717 718 719
{
    SerialState *s = opaque;
    int ret;

720
    ret = escc_load_chn(f, &s->chn[0], version_id);
bellard's avatar
bellard committed
721
    if (ret != 0)
blueswir1's avatar
blueswir1 committed
722
        return ret;
723
    ret = escc_load_chn(f, &s->chn[1], version_id);
bellard's avatar
bellard committed
724 725 726 727
    return ret;

}

728 729 730
int escc_init(target_phys_addr_t base, qemu_irq irqA, qemu_irq irqB,
              CharDriverState *chrA, CharDriverState *chrB,
              int clock, int it_shift)
bellard's avatar
bellard committed
731
{
732 733 734 735 736
    DeviceState *dev;
    SysBusDevice *s;
    SerialState *d;

    dev = qdev_create(NULL, "escc");
737 738 739
    qdev_prop_set_uint32(dev, "disabled", 0);
    qdev_prop_set_uint32(dev, "frequency", clock);
    qdev_prop_set_uint32(dev, "it_shift", it_shift);
Blue Swirl's avatar
Blue Swirl committed
740 741
    qdev_prop_set_chr(dev, "chrB", chrB);
    qdev_prop_set_chr(dev, "chrA", chrA);
742 743
    qdev_prop_set_uint32(dev, "chnBtype", ser);
    qdev_prop_set_uint32(dev, "chnAtype", ser);
744 745 746 747 748 749
    qdev_init(dev);
    s = sysbus_from_qdev(dev);
    sysbus_connect_irq(s, 0, irqA);
    sysbus_connect_irq(s, 1, irqB);
    if (base) {
        sysbus_mmio_map(s, 0, base);
bellard's avatar
bellard committed
750
    }
751 752 753

    d = FROM_SYSBUS(SerialState, s);
    return d->mmio_index;
bellard's avatar
bellard committed
754 755
}

bellard's avatar
bellard committed
756 757 758 759 760 761 762 763 764 765 766
static const uint8_t keycodes[128] = {
    127, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 43, 53,
    54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 89, 76, 77, 78,
    79, 80, 81, 82, 83, 84, 85, 86, 87, 42, 99, 88, 100, 101, 102, 103,
    104, 105, 106, 107, 108, 109, 110, 47, 19, 121, 119, 5, 6, 8, 10, 12,
    14, 16, 17, 18, 7, 98, 23, 68, 69, 70, 71, 91, 92, 93, 125, 112,
    113, 114, 94, 50, 0, 0, 124, 9, 11, 0, 0, 0, 0, 0, 0, 0,
    90, 0, 46, 22, 13, 111, 52, 20, 96, 24, 28, 74, 27, 123, 44, 66,
    0, 45, 2, 4, 48, 0, 0, 21, 0, 0, 0, 0, 0, 120, 122, 67,
};

blueswir1's avatar
blueswir1 committed
767 768 769 770 771 772 773 774
static const uint8_t e0_keycodes[128] = {
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 90, 76, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 109, 0, 0, 13, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 68, 69, 70, 0, 91, 0, 93, 0, 112,
    113, 114, 94, 50, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
775
    1, 3, 25, 26, 49, 52, 72, 73, 97, 99, 111, 118, 120, 122, 67, 0,
blueswir1's avatar
blueswir1 committed
776 777
};

bellard's avatar
bellard committed
778 779 780
static void sunkbd_event(void *opaque, int ch)
{
    ChannelState *s = opaque;
bellard's avatar
bellard committed
781 782
    int release = ch & 0x80;

783 784
    KBD_DPRINTF("Untranslated keycode %2.2x (%s)\n", ch, release? "release" :
                "press");
785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806
    switch (ch) {
    case 58: // Caps lock press
        s->caps_lock_mode ^= 1;
        if (s->caps_lock_mode == 2)
            return; // Drop second press
        break;
    case 69: // Num lock press
        s->num_lock_mode ^= 1;
        if (s->num_lock_mode == 2)
            return; // Drop second press
        break;
    case 186: // Caps lock release
        s->caps_lock_mode ^= 2;
        if (s->caps_lock_mode == 3)
            return; // Drop first release
        break;
    case 197: // Num lock release
        s->num_lock_mode ^= 2;
        if (s->num_lock_mode == 3)
            return; // Drop first release
        break;
    case 0xe0:
blueswir1's avatar
blueswir1 committed
807 808
        s->e0_mode = 1;
        return;
809 810
    default:
        break;
blueswir1's avatar
blueswir1 committed
811 812 813 814 815 816 817 818
    }
    if (s->e0_mode) {
        s->e0_mode = 0;
        ch = e0_keycodes[ch & 0x7f];
    } else {
        ch = keycodes[ch & 0x7f];
    }
    KBD_DPRINTF("Translated keycode %2.2x\n", ch);
bellard's avatar
bellard committed
819 820 821 822 823 824
    put_queue(s, ch | release);
}

static void handle_kbd_command(ChannelState *s, int val)
{
    KBD_DPRINTF("Command %d\n", val);
blueswir1's avatar
blueswir1 committed
825 826 827 828
    if (s->led_mode) { // Ignore led byte
        s->led_mode = 0;
        return;
    }
bellard's avatar
bellard committed
829 830
    switch (val) {
    case 1: // Reset, return type code
blueswir1's avatar
blueswir1 committed
831
        clear_queue(s);
blueswir1's avatar
blueswir1 committed
832 833 834 835
        put_queue(s, 0xff);
        put_queue(s, 4); // Type 4
        put_queue(s, 0x7f);
        break;
blueswir1's avatar
blueswir1 committed
836 837 838
    case 0xe: // Set leds
        s->led_mode = 1;
        break;
bellard's avatar
bellard committed
839
    case 7: // Query layout
blueswir1's avatar
blueswir1 committed
840 841
    case 0xf:
        clear_queue(s);
blueswir1's avatar
blueswir1 committed
842 843 844
        put_queue(s, 0xfe);
        put_queue(s, 0); // XXX, layout?
        break;
bellard's avatar
bellard committed
845
    default:
blueswir1's avatar
blueswir1 committed
846
        break;
bellard's avatar
bellard committed
847
    }
bellard's avatar
bellard committed
848 849
}

850
static void sunmouse_event(void *opaque,
bellard's avatar
bellard committed
851 852 853 854 855
                               int dx, int dy, int dz, int buttons_state)
{
    ChannelState *s = opaque;
    int ch;

856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890
    MS_DPRINTF("dx=%d dy=%d buttons=%01x\n", dx, dy, buttons_state);

    ch = 0x80 | 0x7; /* protocol start byte, no buttons pressed */

    if (buttons_state & MOUSE_EVENT_LBUTTON)
        ch ^= 0x4;
    if (buttons_state & MOUSE_EVENT_MBUTTON)
        ch ^= 0x2;
    if (buttons_state & MOUSE_EVENT_RBUTTON)
        ch ^= 0x1;

    put_queue(s, ch);

    ch = dx;

    if (ch > 127)
        ch=127;
    else if (ch < -127)
        ch=-127;

    put_queue(s, ch & 0xff);

    ch = -dy;

    if (ch > 127)
        ch=127;
    else if (ch < -127)
        ch=-127;

    put_queue(s, ch & 0xff);

    // MSC protocol specify two extra motion bytes

    put_queue(s, 0);
    put_queue(s, 0);
bellard's avatar
bellard committed
891 892
}

893
void slavio_serial_ms_kbd_init(target_phys_addr_t base, qemu_irq irq,
894
                               int disabled, int clock, int it_shift)
bellard's avatar
bellard committed
895
{
896 897 898 899
    DeviceState *dev;
    SysBusDevice *s;

    dev = qdev_create(NULL, "escc");
900 901 902
    qdev_prop_set_uint32(dev, "disabled", disabled);
    qdev_prop_set_uint32(dev, "frequency", clock);
    qdev_prop_set_uint32(dev, "it_shift", it_shift);
Blue Swirl's avatar
Blue Swirl committed
903 904
    qdev_prop_set_chr(dev, "chrB", NULL);
    qdev_prop_set_chr(dev, "chrA", NULL);
905 906
    qdev_prop_set_uint32(dev, "chnBtype", mouse);
    qdev_prop_set_uint32(dev, "chnAtype", kbd);
907 908 909 910 911 912
    qdev_init(dev);
    s = sysbus_from_qdev(dev);
    sysbus_connect_irq(s, 0, irq);
    sysbus_connect_irq(s, 1, irq);
    sysbus_mmio_map(s, 0, base);
}
913

914 915 916 917 918
static void escc_init1(SysBusDevice *dev)
{
    SerialState *s = FROM_SYSBUS(SerialState, dev);
    int io;
    unsigned int i;
919 920 921

    s->chn[0].disabled = s->disabled;
    s->chn[1].disabled = s->disabled;
bellard's avatar
bellard committed
922
    for (i = 0; i < 2; i++) {
923
        sysbus_init_irq(dev, &s->chn[i].irq);
blueswir1's avatar
blueswir1 committed
924
        s->chn[i].chn = 1 - i;
925
        s->chn[i].clock = s->frequency / 2;
926 927 928 929
        if (s->chn[i].chr) {
            qemu_chr_add_handlers(s->chn[i].chr, serial_can_receive,
                                  serial_receive1, serial_event, &s->chn[i]);
        }
bellard's avatar
bellard committed
930 931 932
    }
    s->chn[0].otherchn = &s->chn[1];
    s->chn[1].otherchn = &s->chn[0];
bellard's avatar
bellard committed
933

934 935 936
    io = cpu_register_io_memory(escc_mem_read, escc_mem_write, s);
    sysbus_init_mmio(dev, ESCC_SIZE << s->it_shift, io);
    s->mmio_index = io;
bellard's avatar
bellard committed
937

938 939 940 941 942 943 944 945
    if (s->chn[0].type == mouse) {
        qemu_add_mouse_event_handler(sunmouse_event, &s->chn[0], 0,
                                     "QEMU Sun Mouse");
    }
    if (s->chn[1].type == kbd) {
        qemu_add_kbd_event_handler(sunkbd_event, &s->chn[1]);
    }
    register_savevm("escc", -1, 2, escc_save, escc_load, s);
946
    qemu_register_reset(escc_reset, s);
947
    escc_reset(s);
bellard's avatar
bellard committed
948
}
949 950 951 952 953

static SysBusDeviceInfo escc_info = {
    .init = escc_init1,
    .qdev.name  = "escc",
    .qdev.size  = sizeof(SerialState),
954
    .qdev.props = (Property[]) {
955 956 957 958 959 960 961 962 963
        DEFINE_PROP_UINT32("frequency", SerialState, frequency,   0),
        DEFINE_PROP_UINT32("it_shift",  SerialState, it_shift,    0),
        DEFINE_PROP_UINT32("disabled",  SerialState, disabled,    0),
        DEFINE_PROP_UINT32("disabled",  SerialState, disabled,    0),
        DEFINE_PROP_UINT32("chnBtype",  SerialState, chn[0].type, 0),
        DEFINE_PROP_UINT32("chnAtype",  SerialState, chn[1].type, 0),
        DEFINE_PROP_CHR("chrB", SerialState, chn[0].chr),
        DEFINE_PROP_CHR("chrA", SerialState, chn[1].chr),
        DEFINE_PROP_END_OF_LIST(),
964 965 966 967 968 969 970 971 972
    }
};

static void escc_register_devices(void)
{
    sysbus_register_withprop(&escc_info);
}

device_init(escc_register_devices)