cpu.h 16.9 KB
Newer Older
bellard's avatar
bellard committed
1
2
/*
 * ARM virtual CPU header
3
 *
bellard's avatar
bellard committed
4
5
6
7
8
9
10
11
12
13
14
15
16
 *  Copyright (c) 2003 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
bellard's avatar
bellard committed
18
19
20
21
 */
#ifndef CPU_ARM_H
#define CPU_ARM_H

bellard's avatar
bellard committed
22
23
#define TARGET_LONG_BITS 32

24
25
#define ELF_MACHINE	EM_ARM

26
27
#define CPUState struct CPUARMState

28
29
#include "config.h"
#include "qemu-common.h"
bellard's avatar
bellard committed
30
31
#include "cpu-defs.h"

bellard's avatar
bellard committed
32
33
#include "softfloat.h"

34
35
#define TARGET_HAS_ICE 1

bellard's avatar
bellard committed
36
37
38
39
#define EXCP_UDEF            1   /* undefined instruction */
#define EXCP_SWI             2   /* software interrupt */
#define EXCP_PREFETCH_ABORT  3
#define EXCP_DATA_ABORT      4
bellard's avatar
bellard committed
40
41
#define EXCP_IRQ             5
#define EXCP_FIQ             6
pbrook's avatar
pbrook committed
42
#define EXCP_BKPT            7
pbrook's avatar
pbrook committed
43
#define EXCP_EXCEPTION_EXIT  8   /* Return from v7M exception.  */
44
#define EXCP_KERNEL_TRAP     9   /* Jumped to kernel code page.  */
Paul Brook's avatar
Paul Brook committed
45
#define EXCP_STREX          10
pbrook's avatar
pbrook committed
46
47
48
49
50
51
52
53
54
55
56

#define ARMV7M_EXCP_RESET   1
#define ARMV7M_EXCP_NMI     2
#define ARMV7M_EXCP_HARD    3
#define ARMV7M_EXCP_MEM     4
#define ARMV7M_EXCP_BUS     5
#define ARMV7M_EXCP_USAGE   6
#define ARMV7M_EXCP_SVC     11
#define ARMV7M_EXCP_DEBUG   12
#define ARMV7M_EXCP_PENDSV  14
#define ARMV7M_EXCP_SYSTICK 15
bellard's avatar
bellard committed
57

58
59
60
61
62
typedef void ARMWriteCPFunc(void *opaque, int cp_info,
                            int srcreg, int operand, uint32_t value);
typedef uint32_t ARMReadCPFunc(void *opaque, int cp_info,
                               int dstreg, int operand);

63
64
struct arm_boot_info;

65
66
#define NB_MMU_MODES 2

bellard's avatar
bellard committed
67
68
69
70
/* We currently assume float and double are IEEE single and double
   precision respectively.
   Doing runtime conversions is tricky because VFP registers may contain
   integer values (eg. as the result of a FTOSI instruction).
bellard's avatar
bellard committed
71
72
73
   s<2n> maps to the least significant half of d<n>
   s<2n+1> maps to the most significant half of d<n>
 */
bellard's avatar
bellard committed
74

bellard's avatar
bellard committed
75
typedef struct CPUARMState {
bellard's avatar
bellard committed
76
    /* Regs for current mode.  */
bellard's avatar
bellard committed
77
    uint32_t regs[16];
bellard's avatar
bellard committed
78
    /* Frequently accessed CPSR bits are stored separately for efficiently.
pbrook's avatar
pbrook committed
79
       This contains all the other bits.  Use cpsr_{read,write} to access
bellard's avatar
bellard committed
80
81
82
83
84
85
86
87
       the whole CPSR.  */
    uint32_t uncached_cpsr;
    uint32_t spsr;

    /* Banked registers.  */
    uint32_t banked_spsr[6];
    uint32_t banked_r13[6];
    uint32_t banked_r14[6];
88

bellard's avatar
bellard committed
89
90
91
    /* These hold r8-r12.  */
    uint32_t usr_regs[5];
    uint32_t fiq_regs[5];
92

bellard's avatar
bellard committed
93
94
95
    /* cpsr flag cache for faster execution */
    uint32_t CF; /* 0 or 1 */
    uint32_t VF; /* V is the bit 31. All other bits are undefined */
pbrook's avatar
pbrook committed
96
97
    uint32_t NF; /* N is bit 31. All other bits are undefined.  */
    uint32_t ZF; /* Z set if zero.  */
bellard's avatar
bellard committed
98
    uint32_t QF; /* 0 or 1 */
pbrook's avatar
pbrook committed
99
    uint32_t GE; /* cpsr[19:16] */
pbrook's avatar
pbrook committed
100
    uint32_t thumb; /* cpsr[5]. 0 = arm mode, 1 = thumb mode. */
pbrook's avatar
pbrook committed
101
    uint32_t condexec_bits; /* IT bits.  cpsr[15:10,26:25].  */
bellard's avatar
bellard committed
102

bellard's avatar
bellard committed
103
104
    /* System control coprocessor (cp15) */
    struct {
pbrook's avatar
pbrook committed
105
        uint32_t c0_cpuid;
106
        uint32_t c0_cachetype;
107
108
109
        uint32_t c0_ccsid[16]; /* Cache size.  */
        uint32_t c0_clid; /* Cache level.  */
        uint32_t c0_cssel; /* Cache size selection.  */
pbrook's avatar
pbrook committed
110
111
        uint32_t c0_c1[8]; /* Feature registers.  */
        uint32_t c0_c2[8]; /* Instruction set registers.  */
bellard's avatar
bellard committed
112
113
        uint32_t c1_sys; /* System control register.  */
        uint32_t c1_coproc; /* Coprocessor access register.  */
114
        uint32_t c1_xscaleauxcr; /* XScale auxiliary control register.  */
pbrook's avatar
pbrook committed
115
116
        uint32_t c2_base0; /* MMU translation table base 0.  */
        uint32_t c2_base1; /* MMU translation table base 1.  */
117
118
119
        uint32_t c2_control; /* MMU translation table base control.  */
        uint32_t c2_mask; /* MMU translation table base selection mask.  */
        uint32_t c2_base_mask; /* MMU translation table base 0 mask. */
pbrook's avatar
pbrook committed
120
121
122
123
        uint32_t c2_data; /* MPU data cachable bits.  */
        uint32_t c2_insn; /* MPU instruction cachable bits.  */
        uint32_t c3; /* MMU domain access control register
                        MPU write buffer control.  */
bellard's avatar
bellard committed
124
125
        uint32_t c5_insn; /* Fault status registers.  */
        uint32_t c5_data;
pbrook's avatar
pbrook committed
126
        uint32_t c6_region[8]; /* MPU base/size registers.  */
bellard's avatar
bellard committed
127
128
129
130
131
132
        uint32_t c6_insn; /* Fault address registers.  */
        uint32_t c6_data;
        uint32_t c9_insn; /* Cache lockdown registers.  */
        uint32_t c9_data;
        uint32_t c13_fcse; /* FCSE PID.  */
        uint32_t c13_context; /* Context ID.  */
pbrook's avatar
pbrook committed
133
134
135
        uint32_t c13_tls1; /* User RW Thread register.  */
        uint32_t c13_tls2; /* User RO Thread register.  */
        uint32_t c13_tls3; /* Privileged Thread register.  */
136
        uint32_t c15_cpar; /* XScale Coprocessor Access Register */
137
138
139
140
        uint32_t c15_ticonfig; /* TI925T configuration byte.  */
        uint32_t c15_i_max; /* Maximum D-cache dirty line index.  */
        uint32_t c15_i_min; /* Minimum D-cache dirty line index.  */
        uint32_t c15_threadid; /* TI debugger thread-ID.  */
bellard's avatar
bellard committed
141
    } cp15;
pbrook's avatar
pbrook committed
142

pbrook's avatar
pbrook committed
143
144
145
146
147
148
149
150
151
152
    struct {
        uint32_t other_sp;
        uint32_t vecbase;
        uint32_t basepri;
        uint32_t control;
        int current_sp;
        int exception;
        int pending_exception;
    } v7m;

153
154
155
156
    /* Thumb-2 EE state.  */
    uint32_t teecr;
    uint32_t teehbr;

pbrook's avatar
pbrook committed
157
158
159
    /* Internal CPU feature flags.  */
    uint32_t features;

pbrook's avatar
pbrook committed
160
161
162
163
    /* Callback for vectored interrupt controller.  */
    int (*get_irq_vector)(struct CPUARMState *);
    void *irq_opaque;

bellard's avatar
bellard committed
164
165
    /* VFP coprocessor state.  */
    struct {
pbrook's avatar
pbrook committed
166
        float64 regs[32];
bellard's avatar
bellard committed
167

pbrook's avatar
pbrook committed
168
        uint32_t xregs[16];
bellard's avatar
bellard committed
169
170
171
172
        /* We store these fpcsr fields separately for convenience.  */
        int vec_len;
        int vec_stride;

pbrook's avatar
pbrook committed
173
174
        /* scratch space when Tn are not sufficient.  */
        uint32_t scratch[8];
175

176
177
178
179
180
181
182
183
184
185
186
187
        /* fp_status is the "normal" fp status. standard_fp_status retains
         * values corresponding to the ARM "Standard FPSCR Value", ie
         * default-NaN, flush-to-zero, round-to-nearest and is used by
         * any operations (generally Neon) which the architecture defines
         * as controlled by the standard FPSCR value rather than the FPSCR.
         *
         * To avoid having to transfer exception bits around, we simply
         * say that the FPSCR cumulative exception flags are the logical
         * OR of the flags in the two fp statuses. This relies on the
         * only thing which needs to read the exception flags being
         * an explicit FPSCR read.
         */
bellard's avatar
bellard committed
188
        float_status fp_status;
189
        float_status standard_fp_status;
bellard's avatar
bellard committed
190
    } vfp;
Paul Brook's avatar
Paul Brook committed
191
192
193
    uint32_t exclusive_addr;
    uint32_t exclusive_val;
    uint32_t exclusive_high;
pbrook's avatar
pbrook committed
194
#if defined(CONFIG_USER_ONLY)
Paul Brook's avatar
Paul Brook committed
195
196
    uint32_t exclusive_test;
    uint32_t exclusive_info;
pbrook's avatar
pbrook committed
197
#endif
bellard's avatar
bellard committed
198

199
200
201
202
203
204
205
206
    /* iwMMXt coprocessor state.  */
    struct {
        uint64_t regs[16];
        uint64_t val;

        uint32_t cregs[16];
    } iwmmxt;

pbrook's avatar
pbrook committed
207
208
209
210
211
#if defined(CONFIG_USER_ONLY)
    /* For usermode syscall translation.  */
    int eabi;
#endif

212
213
    CPU_COMMON

214
    /* These fields after the common ones so they are preserved on reset.  */
Lars Munch's avatar
Lars Munch committed
215
216
217
218
219
220
221

    /* Coprocessor IO used by peripherals */
    struct {
        ARMReadCPFunc *cp_read;
        ARMWriteCPFunc *cp_write;
        void *opaque;
    } cp[15];
Paul Brook's avatar
Paul Brook committed
222
    void *nvic;
223
    struct arm_boot_info *boot_info;
bellard's avatar
bellard committed
224
225
} CPUARMState;

226
CPUARMState *cpu_arm_init(const char *cpu_model);
pbrook's avatar
pbrook committed
227
void arm_translate_init(void);
bellard's avatar
bellard committed
228
229
int cpu_arm_exec(CPUARMState *s);
void cpu_arm_close(CPUARMState *s);
bellard's avatar
bellard committed
230
231
void do_interrupt(CPUARMState *);
void switch_mode(CPUARMState *, int);
pbrook's avatar
pbrook committed
232
uint32_t do_arm_semihosting(CPUARMState *env);
bellard's avatar
bellard committed
233

bellard's avatar
bellard committed
234
235
236
/* you can call this signal handler from your SIGBUS and SIGSEGV
   signal handlers to inform the virtual CPU of exceptions. non zero
   is returned if the signal was handled by the virtual CPU.  */
237
int cpu_arm_signal_handler(int host_signum, void *pinfo,
bellard's avatar
bellard committed
238
                           void *puc);
aurel32's avatar
aurel32 committed
239
240
int cpu_arm_handle_mmu_fault (CPUARMState *env, target_ulong address, int rw,
                              int mmu_idx, int is_softmuu);
241
#define cpu_handle_mmu_fault cpu_arm_handle_mmu_fault
bellard's avatar
bellard committed
242

243
244
245
246
static inline void cpu_set_tls(CPUARMState *env, target_ulong newtls)
{
  env->cp15.c13_tls2 = newtls;
}
pbrook's avatar
pbrook committed
247

bellard's avatar
bellard committed
248
249
250
251
252
253
254
#define CPSR_M (0x1f)
#define CPSR_T (1 << 5)
#define CPSR_F (1 << 6)
#define CPSR_I (1 << 7)
#define CPSR_A (1 << 8)
#define CPSR_E (1 << 9)
#define CPSR_IT_2_7 (0xfc00)
pbrook's avatar
pbrook committed
255
256
#define CPSR_GE (0xf << 16)
#define CPSR_RESERVED (0xf << 20)
bellard's avatar
bellard committed
257
258
259
#define CPSR_J (1 << 24)
#define CPSR_IT_0_1 (3 << 25)
#define CPSR_Q (1 << 27)
pbrook's avatar
pbrook committed
260
261
262
263
264
265
266
267
268
269
270
271
#define CPSR_V (1 << 28)
#define CPSR_C (1 << 29)
#define CPSR_Z (1 << 30)
#define CPSR_N (1 << 31)
#define CPSR_NZCV (CPSR_N | CPSR_Z | CPSR_C | CPSR_V)

#define CPSR_IT (CPSR_IT_0_1 | CPSR_IT_2_7)
#define CACHED_CPSR_BITS (CPSR_T | CPSR_GE | CPSR_IT | CPSR_Q | CPSR_NZCV)
/* Bits writable in user mode.  */
#define CPSR_USER (CPSR_NZCV | CPSR_Q | CPSR_GE)
/* Execution state bits.  MRS read as zero, MSR writes ignored.  */
#define CPSR_EXEC (CPSR_T | CPSR_IT | CPSR_J)
bellard's avatar
bellard committed
272
273

/* Return the current CPSR value.  */
274
275
276
uint32_t cpsr_read(CPUARMState *env);
/* Set the CPSR.  Note that some bits of mask must be all-set or all-clear.  */
void cpsr_write(CPUARMState *env, uint32_t val, uint32_t mask);
pbrook's avatar
pbrook committed
277
278
279
280
281

/* Return the current xPSR value.  */
static inline uint32_t xpsr_read(CPUARMState *env)
{
    int ZF;
pbrook's avatar
pbrook committed
282
283
    ZF = (env->ZF == 0);
    return (env->NF & 0x80000000) | (ZF << 30)
pbrook's avatar
pbrook committed
284
285
286
287
        | (env->CF << 29) | ((env->VF & 0x80000000) >> 3) | (env->QF << 27)
        | (env->thumb << 24) | ((env->condexec_bits & 3) << 25)
        | ((env->condexec_bits & 0xfc) << 8)
        | env->v7m.exception;
bellard's avatar
bellard committed
288
289
}

pbrook's avatar
pbrook committed
290
291
292
293
/* Set the xPSR.  Note that some bits of mask must be all-set or all-clear.  */
static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
{
    if (mask & CPSR_NZCV) {
pbrook's avatar
pbrook committed
294
295
        env->ZF = (~val) & CPSR_Z;
        env->NF = val;
pbrook's avatar
pbrook committed
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
        env->CF = (val >> 29) & 1;
        env->VF = (val << 3) & 0x80000000;
    }
    if (mask & CPSR_Q)
        env->QF = ((val & CPSR_Q) != 0);
    if (mask & (1 << 24))
        env->thumb = ((val & (1 << 24)) != 0);
    if (mask & CPSR_IT_0_1) {
        env->condexec_bits &= ~3;
        env->condexec_bits |= (val >> 25) & 3;
    }
    if (mask & CPSR_IT_2_7) {
        env->condexec_bits &= 3;
        env->condexec_bits |= (val >> 8) & 0xfc;
    }
    if (mask & 0x1ff) {
        env->v7m.exception = val & 0x1ff;
    }
}

316
317
318
319
/* Return the current FPSCR value.  */
uint32_t vfp_get_fpscr(CPUARMState *env);
void vfp_set_fpscr(CPUARMState *env, uint32_t val);

bellard's avatar
bellard committed
320
321
322
323
324
325
326
327
328
329
enum arm_cpu_mode {
  ARM_CPU_MODE_USR = 0x10,
  ARM_CPU_MODE_FIQ = 0x11,
  ARM_CPU_MODE_IRQ = 0x12,
  ARM_CPU_MODE_SVC = 0x13,
  ARM_CPU_MODE_ABT = 0x17,
  ARM_CPU_MODE_UND = 0x1b,
  ARM_CPU_MODE_SYS = 0x1f
};

pbrook's avatar
pbrook committed
330
331
332
/* VFP system registers.  */
#define ARM_VFP_FPSID   0
#define ARM_VFP_FPSCR   1
pbrook's avatar
pbrook committed
333
334
#define ARM_VFP_MVFR1   6
#define ARM_VFP_MVFR0   7
pbrook's avatar
pbrook committed
335
336
337
338
#define ARM_VFP_FPEXC   8
#define ARM_VFP_FPINST  9
#define ARM_VFP_FPINST2 10

339
340
341
342
343
344
345
346
347
348
/* iwMMXt coprocessor control registers.  */
#define ARM_IWMMXT_wCID		0
#define ARM_IWMMXT_wCon		1
#define ARM_IWMMXT_wCSSF	2
#define ARM_IWMMXT_wCASF	3
#define ARM_IWMMXT_wCGR0	8
#define ARM_IWMMXT_wCGR1	9
#define ARM_IWMMXT_wCGR2	10
#define ARM_IWMMXT_wCGR3	11

pbrook's avatar
pbrook committed
349
350
enum arm_features {
    ARM_FEATURE_VFP,
351
352
    ARM_FEATURE_AUXCR,  /* ARM1026 Auxiliary control register.  */
    ARM_FEATURE_XSCALE, /* Intel XScale extensions.  */
pbrook's avatar
pbrook committed
353
    ARM_FEATURE_IWMMXT, /* Intel iwMMXt extension.  */
pbrook's avatar
pbrook committed
354
355
356
357
    ARM_FEATURE_V6,
    ARM_FEATURE_V6K,
    ARM_FEATURE_V7,
    ARM_FEATURE_THUMB2,
358
    ARM_FEATURE_MPU,    /* Only has Memory Protection Unit, not full MMU.  */
pbrook's avatar
pbrook committed
359
    ARM_FEATURE_VFP3,
Paul Brook's avatar
Paul Brook committed
360
    ARM_FEATURE_VFP_FP16,
pbrook's avatar
pbrook committed
361
362
363
    ARM_FEATURE_NEON,
    ARM_FEATURE_DIV,
    ARM_FEATURE_M, /* Microcontroller profile.  */
364
    ARM_FEATURE_OMAPCP, /* OMAP specific CP15 ops handling.  */
365
366
    ARM_FEATURE_THUMB2EE,
    ARM_FEATURE_V7MP    /* v7 Multiprocessing Extensions */
pbrook's avatar
pbrook committed
367
368
369
370
371
372
373
};

static inline int arm_feature(CPUARMState *env, int feature)
{
    return (env->features & (1u << feature)) != 0;
}

374
void arm_cpu_list(FILE *f, fprintf_function cpu_fprintf);
pbrook's avatar
pbrook committed
375

pbrook's avatar
pbrook committed
376
377
378
379
380
/* Interface between CPU and Interrupt controller.  */
void armv7m_nvic_set_pending(void *opaque, int irq);
int armv7m_nvic_acknowledge_irq(void *opaque);
void armv7m_nvic_complete_irq(void *opaque, int irq);

381
382
383
384
void cpu_arm_set_cp_io(CPUARMState *env, int cpnum,
                       ARMReadCPFunc *cp_read, ARMWriteCPFunc *cp_write,
                       void *opaque);

pbrook's avatar
pbrook committed
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
/* Does the core conform to the the "MicroController" profile. e.g. Cortex-M3.
   Note the M in older cores (eg. ARM7TDMI) stands for Multiply. These are
   conventional cores (ie. Application or Realtime profile).  */

#define IS_M(env) arm_feature(env, ARM_FEATURE_M)
#define ARM_CPUID(env) (env->cp15.c0_cpuid)

#define ARM_CPUID_ARM1026     0x4106a262
#define ARM_CPUID_ARM926      0x41069265
#define ARM_CPUID_ARM946      0x41059461
#define ARM_CPUID_TI915T      0x54029152
#define ARM_CPUID_TI925T      0x54029252
#define ARM_CPUID_PXA250      0x69052100
#define ARM_CPUID_PXA255      0x69052d00
#define ARM_CPUID_PXA260      0x69052903
#define ARM_CPUID_PXA261      0x69052d05
#define ARM_CPUID_PXA262      0x69052d06
#define ARM_CPUID_PXA270      0x69054110
#define ARM_CPUID_PXA270_A0   0x69054110
#define ARM_CPUID_PXA270_A1   0x69054111
#define ARM_CPUID_PXA270_B0   0x69054112
#define ARM_CPUID_PXA270_B1   0x69054113
#define ARM_CPUID_PXA270_C0   0x69054114
#define ARM_CPUID_PXA270_C5   0x69054117
#define ARM_CPUID_ARM1136     0x4117b363
balrog's avatar
balrog committed
410
#define ARM_CPUID_ARM1136_R2  0x4107b362
pbrook's avatar
pbrook committed
411
412
#define ARM_CPUID_ARM11MPCORE 0x410fb022
#define ARM_CPUID_CORTEXA8    0x410fc080
Paul Brook's avatar
Paul Brook committed
413
#define ARM_CPUID_CORTEXA9    0x410fc090
pbrook's avatar
pbrook committed
414
415
#define ARM_CPUID_CORTEXM3    0x410fc231
#define ARM_CPUID_ANY         0xffffffff
pbrook's avatar
pbrook committed
416

bellard's avatar
bellard committed
417
#if defined(CONFIG_USER_ONLY)
bellard's avatar
bellard committed
418
#define TARGET_PAGE_BITS 12
bellard's avatar
bellard committed
419
420
421
#else
/* The ARM MMU allows 1k pages.  */
/* ??? Linux doesn't actually use these, and they're deprecated in recent
balrog's avatar
balrog committed
422
   architecture revisions.  Maybe a configure option to disable them.  */
bellard's avatar
bellard committed
423
424
#define TARGET_PAGE_BITS 10
#endif
425

426
427
428
#define TARGET_PHYS_ADDR_SPACE_BITS 32
#define TARGET_VIRT_ADDR_SPACE_BITS 32

429
430
431
432
#define cpu_init cpu_arm_init
#define cpu_exec cpu_arm_exec
#define cpu_gen_code cpu_arm_gen_code
#define cpu_signal_handler cpu_arm_signal_handler
j_mayer's avatar
j_mayer committed
433
#define cpu_list arm_cpu_list
434

Paul Brook's avatar
Paul Brook committed
435
#define CPU_SAVE_VERSION 2
pbrook's avatar
pbrook committed
436

437
438
439
440
441
442
443
444
445
/* MMU modes definitions */
#define MMU_MODE0_SUFFIX _kernel
#define MMU_MODE1_SUFFIX _user
#define MMU_USER_IDX 1
static inline int cpu_mmu_index (CPUState *env)
{
    return (env->uncached_cpsr & CPSR_M) == ARM_CPU_MODE_USR ? 1 : 0;
}

446
447
448
#if defined(CONFIG_USER_ONLY)
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
{
pbrook's avatar
pbrook committed
449
    if (newsp)
450
451
452
453
454
        env->regs[13] = newsp;
    env->regs[0] = 0;
}
#endif

bellard's avatar
bellard committed
455
#include "cpu-all.h"
456

457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
/* Bit usage in the TB flags field: */
#define ARM_TBFLAG_THUMB_SHIFT      0
#define ARM_TBFLAG_THUMB_MASK       (1 << ARM_TBFLAG_THUMB_SHIFT)
#define ARM_TBFLAG_VECLEN_SHIFT     1
#define ARM_TBFLAG_VECLEN_MASK      (0x7 << ARM_TBFLAG_VECLEN_SHIFT)
#define ARM_TBFLAG_VECSTRIDE_SHIFT  4
#define ARM_TBFLAG_VECSTRIDE_MASK   (0x3 << ARM_TBFLAG_VECSTRIDE_SHIFT)
#define ARM_TBFLAG_PRIV_SHIFT       6
#define ARM_TBFLAG_PRIV_MASK        (1 << ARM_TBFLAG_PRIV_SHIFT)
#define ARM_TBFLAG_VFPEN_SHIFT      7
#define ARM_TBFLAG_VFPEN_MASK       (1 << ARM_TBFLAG_VFPEN_SHIFT)
#define ARM_TBFLAG_CONDEXEC_SHIFT   8
#define ARM_TBFLAG_CONDEXEC_MASK    (0xff << ARM_TBFLAG_CONDEXEC_SHIFT)
/* Bits 31..16 are currently unused. */

/* some convenience accessor macros */
#define ARM_TBFLAG_THUMB(F) \
    (((F) & ARM_TBFLAG_THUMB_MASK) >> ARM_TBFLAG_THUMB_SHIFT)
#define ARM_TBFLAG_VECLEN(F) \
    (((F) & ARM_TBFLAG_VECLEN_MASK) >> ARM_TBFLAG_VECLEN_SHIFT)
#define ARM_TBFLAG_VECSTRIDE(F) \
    (((F) & ARM_TBFLAG_VECSTRIDE_MASK) >> ARM_TBFLAG_VECSTRIDE_SHIFT)
#define ARM_TBFLAG_PRIV(F) \
    (((F) & ARM_TBFLAG_PRIV_MASK) >> ARM_TBFLAG_PRIV_SHIFT)
#define ARM_TBFLAG_VFPEN(F) \
    (((F) & ARM_TBFLAG_VFPEN_MASK) >> ARM_TBFLAG_VFPEN_SHIFT)
#define ARM_TBFLAG_CONDEXEC(F) \
    (((F) & ARM_TBFLAG_CONDEXEC_MASK) >> ARM_TBFLAG_CONDEXEC_SHIFT)

486
487
488
static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
                                        target_ulong *cs_base, int *flags)
{
489
    int privmode;
490
491
    *pc = env->regs[15];
    *cs_base = 0;
492
493
494
495
    *flags = (env->thumb << ARM_TBFLAG_THUMB_SHIFT)
        | (env->vfp.vec_len << ARM_TBFLAG_VECLEN_SHIFT)
        | (env->vfp.vec_stride << ARM_TBFLAG_VECSTRIDE_SHIFT)
        | (env->condexec_bits << ARM_TBFLAG_CONDEXEC_SHIFT);
496
497
498
499
500
501
    if (arm_feature(env, ARM_FEATURE_M)) {
        privmode = !((env->v7m.exception == 0) && (env->v7m.control & 1));
    } else {
        privmode = (env->uncached_cpsr & CPSR_M) != ARM_CPU_MODE_USR;
    }
    if (privmode) {
502
503
504
505
506
        *flags |= ARM_TBFLAG_PRIV_MASK;
    }
    if (env->vfp.xregs[ARM_VFP_FPEXC] & (1 << 30)) {
        *flags |= ARM_TBFLAG_VFPEN_MASK;
    }
507
508
}

bellard's avatar
bellard committed
509
#endif