cpu.h 23.4 KB
Newer Older
bellard's avatar
bellard committed
1 2 3
#if !defined (__MIPS_CPU_H__)
#define __MIPS_CPU_H__

Blue Swirl's avatar
Blue Swirl committed
4 5
//#define DEBUG_OP

6
#define ALIGNED_ONLY
bellard's avatar
bellard committed
7 8
#define TARGET_HAS_ICE 1

9 10
#define ELF_MACHINE	EM_MIPS

11
#define CPUArchState struct CPUMIPSState
12

13
#include "config.h"
14
#include "qemu-common.h"
bellard's avatar
bellard committed
15
#include "mips-defs.h"
16
#include "exec/cpu-defs.h"
17
#include "fpu/softfloat.h"
bellard's avatar
bellard committed
18

19
struct CPUMIPSState;
bellard's avatar
bellard committed
20

21 22
typedef struct r4k_tlb_t r4k_tlb_t;
struct r4k_tlb_t {
bellard's avatar
bellard committed
23
    target_ulong VPN;
ths's avatar
ths committed
24
    uint32_t PageMask;
25 26 27 28 29 30 31 32
    uint_fast8_t ASID;
    uint_fast16_t G:1;
    uint_fast16_t C0:3;
    uint_fast16_t C1:3;
    uint_fast16_t V0:1;
    uint_fast16_t V1:1;
    uint_fast16_t D0:1;
    uint_fast16_t D1:1;
bellard's avatar
bellard committed
33 34 35
    target_ulong PFN[2];
};

36
#if !defined(CONFIG_USER_ONLY)
37 38 39 40
typedef struct CPUMIPSTLBContext CPUMIPSTLBContext;
struct CPUMIPSTLBContext {
    uint32_t nb_tlb;
    uint32_t tlb_in_use;
41
    int (*map_address) (struct CPUMIPSState *env, hwaddr *physical, int *prot, target_ulong address, int rw, int access_type);
42 43 44 45
    void (*helper_tlbwi)(struct CPUMIPSState *env);
    void (*helper_tlbwr)(struct CPUMIPSState *env);
    void (*helper_tlbp)(struct CPUMIPSState *env);
    void (*helper_tlbr)(struct CPUMIPSState *env);
46 47
    union {
        struct {
48
            r4k_tlb_t tlb[MIPS_TLB_MAX];
49 50 51
        } r4k;
    } mmu;
};
52
#endif
ths's avatar
ths committed
53

54 55
typedef union fpr_t fpr_t;
union fpr_t {
56 57 58 59 60 61
    float64  fd;   /* ieee double precision */
    float32  fs[2];/* ieee single precision */
    uint64_t d;    /* binary double fixed-point */
    uint32_t w[2]; /* binary single fixed-point */
};
/* define FP_ENDIAN_IDX to access the same location
Stefan Weil's avatar
Stefan Weil committed
62
 * in the fpr_t union regardless of the host endianness
63
 */
64
#if defined(HOST_WORDS_BIGENDIAN)
65 66 67
#  define FP_ENDIAN_IDX 1
#else
#  define FP_ENDIAN_IDX 0
68
#endif
69 70 71

typedef struct CPUMIPSFPUContext CPUMIPSFPUContext;
struct CPUMIPSFPUContext {
bellard's avatar
bellard committed
72
    /* Floating point registers */
73
    fpr_t fpr[32];
bellard's avatar
bellard committed
74
    float_status fp_status;
75
    /* fpu implementation/revision register (fir) */
bellard's avatar
bellard committed
76
    uint32_t fcr0;
77
#define FCR0_UFRP 28
78 79 80 81 82 83 84 85 86
#define FCR0_F64 22
#define FCR0_L 21
#define FCR0_W 20
#define FCR0_3D 19
#define FCR0_PS 18
#define FCR0_D 17
#define FCR0_S 16
#define FCR0_PRID 8
#define FCR0_REV 0
bellard's avatar
bellard committed
87 88
    /* fcsr */
    uint32_t fcr31;
89 90 91
#define SET_FP_COND(num,env)     do { ((env).fcr31) |= ((num) ? (1 << ((num) + 24)) : (1 << 23)); } while(0)
#define CLEAR_FP_COND(num,env)   do { ((env).fcr31) &= ~((num) ? (1 << ((num) + 24)) : (1 << 23)); } while(0)
#define GET_FP_COND(env)         ((((env).fcr31 >> 24) & 0xfe) | (((env).fcr31 >> 23) & 0x1))
92 93 94 95 96 97 98
#define GET_FP_CAUSE(reg)        (((reg) >> 12) & 0x3f)
#define GET_FP_ENABLE(reg)       (((reg) >>  7) & 0x1f)
#define GET_FP_FLAGS(reg)        (((reg) >>  2) & 0x1f)
#define SET_FP_CAUSE(reg,v)      do { (reg) = ((reg) & ~(0x3f << 12)) | ((v & 0x3f) << 12); } while(0)
#define SET_FP_ENABLE(reg,v)     do { (reg) = ((reg) & ~(0x1f <<  7)) | ((v & 0x1f) << 7); } while(0)
#define SET_FP_FLAGS(reg,v)      do { (reg) = ((reg) & ~(0x1f <<  2)) | ((v & 0x1f) << 2); } while(0)
#define UPDATE_FP_FLAGS(reg,v)   do { (reg) |= ((v & 0x1f) << 2); } while(0)
bellard's avatar
bellard committed
99 100 101 102 103 104
#define FP_INEXACT        1
#define FP_UNDERFLOW      2
#define FP_OVERFLOW       4
#define FP_DIV0           8
#define FP_INVALID        16
#define FP_UNIMPLEMENTED  32
105 106
};

107
#define NB_MMU_MODES 3
108

109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132
typedef struct CPUMIPSMVPContext CPUMIPSMVPContext;
struct CPUMIPSMVPContext {
    int32_t CP0_MVPControl;
#define CP0MVPCo_CPA	3
#define CP0MVPCo_STLB	2
#define CP0MVPCo_VPC	1
#define CP0MVPCo_EVP	0
    int32_t CP0_MVPConf0;
#define CP0MVPC0_M	31
#define CP0MVPC0_TLBS	29
#define CP0MVPC0_GS	28
#define CP0MVPC0_PCP	27
#define CP0MVPC0_PTLBE	16
#define CP0MVPC0_TCA	15
#define CP0MVPC0_PVPE	10
#define CP0MVPC0_PTC	0
    int32_t CP0_MVPConf1;
#define CP0MVPC1_CIM	31
#define CP0MVPC1_CIF	30
#define CP0MVPC1_PCX	20
#define CP0MVPC1_PCP2	10
#define CP0MVPC1_PCP1	0
};

133
typedef struct mips_def_t mips_def_t;
134 135 136

#define MIPS_SHADOW_SET_MAX 16
#define MIPS_TC_MAX 5
137
#define MIPS_FPU_MAX 1
138 139
#define MIPS_DSP_ACC 4

140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172
typedef struct TCState TCState;
struct TCState {
    target_ulong gpr[32];
    target_ulong PC;
    target_ulong HI[MIPS_DSP_ACC];
    target_ulong LO[MIPS_DSP_ACC];
    target_ulong ACX[MIPS_DSP_ACC];
    target_ulong DSPControl;
    int32_t CP0_TCStatus;
#define CP0TCSt_TCU3	31
#define CP0TCSt_TCU2	30
#define CP0TCSt_TCU1	29
#define CP0TCSt_TCU0	28
#define CP0TCSt_TMX	27
#define CP0TCSt_RNST	23
#define CP0TCSt_TDS	21
#define CP0TCSt_DT	20
#define CP0TCSt_DA	15
#define CP0TCSt_A	13
#define CP0TCSt_TKSU	11
#define CP0TCSt_IXMT	10
#define CP0TCSt_TASID	0
    int32_t CP0_TCBind;
#define CP0TCBd_CurTC	21
#define CP0TCBd_TBE	17
#define CP0TCBd_CurVPE	0
    target_ulong CP0_TCHalt;
    target_ulong CP0_TCContext;
    target_ulong CP0_TCSchedule;
    target_ulong CP0_TCScheFBack;
    int32_t CP0_Debug_tcstatus;
};

173 174
typedef struct CPUMIPSState CPUMIPSState;
struct CPUMIPSState {
175
    TCState active_tc;
176
    CPUMIPSFPUContext active_fpu;
177

178
    uint32_t current_tc;
179
    uint32_t current_fpu;
180

ths's avatar
ths committed
181
    uint32_t SEGBITS;
182
    uint32_t PABITS;
183
    target_ulong SEGMask;
184
    target_ulong PAMask;
185

ths's avatar
ths committed
186
    int32_t CP0_Index;
187
    /* CP0_MVP* are per MVP registers. */
ths's avatar
ths committed
188
    int32_t CP0_Random;
189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227
    int32_t CP0_VPEControl;
#define CP0VPECo_YSI	21
#define CP0VPECo_GSI	20
#define CP0VPECo_EXCPT	16
#define CP0VPECo_TE	15
#define CP0VPECo_TargTC	0
    int32_t CP0_VPEConf0;
#define CP0VPEC0_M	31
#define CP0VPEC0_XTC	21
#define CP0VPEC0_TCS	19
#define CP0VPEC0_SCS	18
#define CP0VPEC0_DSC	17
#define CP0VPEC0_ICS	16
#define CP0VPEC0_MVP	1
#define CP0VPEC0_VPA	0
    int32_t CP0_VPEConf1;
#define CP0VPEC1_NCX	20
#define CP0VPEC1_NCP2	10
#define CP0VPEC1_NCP1	0
    target_ulong CP0_YQMask;
    target_ulong CP0_VPESchedule;
    target_ulong CP0_VPEScheFBack;
    int32_t CP0_VPEOpt;
#define CP0VPEOpt_IWX7	15
#define CP0VPEOpt_IWX6	14
#define CP0VPEOpt_IWX5	13
#define CP0VPEOpt_IWX4	12
#define CP0VPEOpt_IWX3	11
#define CP0VPEOpt_IWX2	10
#define CP0VPEOpt_IWX1	9
#define CP0VPEOpt_IWX0	8
#define CP0VPEOpt_DWX7	7
#define CP0VPEOpt_DWX6	6
#define CP0VPEOpt_DWX5	5
#define CP0VPEOpt_DWX4	4
#define CP0VPEOpt_DWX3	3
#define CP0VPEOpt_DWX2	2
#define CP0VPEOpt_DWX1	1
#define CP0VPEOpt_DWX0	0
ths's avatar
ths committed
228 229 230 231 232 233
    target_ulong CP0_EntryLo0;
    target_ulong CP0_EntryLo1;
    target_ulong CP0_Context;
    int32_t CP0_PageMask;
    int32_t CP0_PageGrain;
    int32_t CP0_Wired;
234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262
    int32_t CP0_SRSConf0_rw_bitmask;
    int32_t CP0_SRSConf0;
#define CP0SRSC0_M	31
#define CP0SRSC0_SRS3	20
#define CP0SRSC0_SRS2	10
#define CP0SRSC0_SRS1	0
    int32_t CP0_SRSConf1_rw_bitmask;
    int32_t CP0_SRSConf1;
#define CP0SRSC1_M	31
#define CP0SRSC1_SRS6	20
#define CP0SRSC1_SRS5	10
#define CP0SRSC1_SRS4	0
    int32_t CP0_SRSConf2_rw_bitmask;
    int32_t CP0_SRSConf2;
#define CP0SRSC2_M	31
#define CP0SRSC2_SRS9	20
#define CP0SRSC2_SRS8	10
#define CP0SRSC2_SRS7	0
    int32_t CP0_SRSConf3_rw_bitmask;
    int32_t CP0_SRSConf3;
#define CP0SRSC3_M	31
#define CP0SRSC3_SRS12	20
#define CP0SRSC3_SRS11	10
#define CP0SRSC3_SRS10	0
    int32_t CP0_SRSConf4_rw_bitmask;
    int32_t CP0_SRSConf4;
#define CP0SRSC4_SRS15	20
#define CP0SRSC4_SRS14	10
#define CP0SRSC4_SRS13	0
ths's avatar
ths committed
263
    int32_t CP0_HWREna;
264
    target_ulong CP0_BadVAddr;
ths's avatar
ths committed
265 266 267 268
    int32_t CP0_Count;
    target_ulong CP0_EntryHi;
    int32_t CP0_Compare;
    int32_t CP0_Status;
bellard's avatar
bellard committed
269 270 271 272 273
#define CP0St_CU3   31
#define CP0St_CU2   30
#define CP0St_CU1   29
#define CP0St_CU0   28
#define CP0St_RP    27
bellard's avatar
bellard committed
274
#define CP0St_FR    26
bellard's avatar
bellard committed
275
#define CP0St_RE    25
276 277
#define CP0St_MX    24
#define CP0St_PX    23
bellard's avatar
bellard committed
278 279 280 281 282
#define CP0St_BEV   22
#define CP0St_TS    21
#define CP0St_SR    20
#define CP0St_NMI   19
#define CP0St_IM    8
283 284 285
#define CP0St_KX    7
#define CP0St_SX    6
#define CP0St_UX    5
286
#define CP0St_KSU   3
bellard's avatar
bellard committed
287 288 289
#define CP0St_ERL   2
#define CP0St_EXL   1
#define CP0St_IE    0
ths's avatar
ths committed
290
    int32_t CP0_IntCtl;
291 292 293
#define CP0IntCtl_IPTI 29
#define CP0IntCtl_IPPC1 26
#define CP0IntCtl_VS 5
ths's avatar
ths committed
294
    int32_t CP0_SRSCtl;
295 296 297 298 299
#define CP0SRSCtl_HSS 26
#define CP0SRSCtl_EICSS 18
#define CP0SRSCtl_ESS 12
#define CP0SRSCtl_PSS 6
#define CP0SRSCtl_CSS 0
ths's avatar
ths committed
300
    int32_t CP0_SRSMap;
301 302 303 304 305 306 307 308
#define CP0SRSMap_SSV7 28
#define CP0SRSMap_SSV6 24
#define CP0SRSMap_SSV5 20
#define CP0SRSMap_SSV4 16
#define CP0SRSMap_SSV3 12
#define CP0SRSMap_SSV2 8
#define CP0SRSMap_SSV1 4
#define CP0SRSMap_SSV0 0
ths's avatar
ths committed
309
    int32_t CP0_Cause;
310 311 312 313 314
#define CP0Ca_BD   31
#define CP0Ca_TI   30
#define CP0Ca_CE   28
#define CP0Ca_DC   27
#define CP0Ca_PCI  26
bellard's avatar
bellard committed
315
#define CP0Ca_IV   23
316 317
#define CP0Ca_WP   22
#define CP0Ca_IP    8
318
#define CP0Ca_IP_mask 0x0000FF00
319
#define CP0Ca_EC    2
320
    target_ulong CP0_EPC;
ths's avatar
ths committed
321
    int32_t CP0_PRid;
322
    int32_t CP0_EBase;
ths's avatar
ths committed
323
    int32_t CP0_Config0;
bellard's avatar
bellard committed
324 325 326 327 328 329 330 331 332 333
#define CP0C0_M    31
#define CP0C0_K23  28
#define CP0C0_KU   25
#define CP0C0_MDU  20
#define CP0C0_MM   17
#define CP0C0_BM   16
#define CP0C0_BE   15
#define CP0C0_AT   13
#define CP0C0_AR   10
#define CP0C0_MT   7
334
#define CP0C0_VI   3
bellard's avatar
bellard committed
335
#define CP0C0_K0   0
ths's avatar
ths committed
336
    int32_t CP0_Config1;
337
#define CP0C1_M    31
bellard's avatar
bellard committed
338 339 340 341 342 343 344
#define CP0C1_MMU  25
#define CP0C1_IS   22
#define CP0C1_IL   19
#define CP0C1_IA   16
#define CP0C1_DS   13
#define CP0C1_DL   10
#define CP0C1_DA   7
345 346
#define CP0C1_C2   6
#define CP0C1_MD   5
bellard's avatar
bellard committed
347 348 349 350 351
#define CP0C1_PC   4
#define CP0C1_WR   3
#define CP0C1_CA   2
#define CP0C1_EP   1
#define CP0C1_FP   0
ths's avatar
ths committed
352
    int32_t CP0_Config2;
353 354 355 356 357 358 359 360 361
#define CP0C2_M    31
#define CP0C2_TU   28
#define CP0C2_TS   24
#define CP0C2_TL   20
#define CP0C2_TA   16
#define CP0C2_SU   12
#define CP0C2_SS   8
#define CP0C2_SL   4
#define CP0C2_SA   0
ths's avatar
ths committed
362
    int32_t CP0_Config3;
363
#define CP0C3_M    31
364
#define CP0C3_ISA_ON_EXC 16
365 366 367 368 369 370 371 372
#define CP0C3_DSPP 10
#define CP0C3_LPA  7
#define CP0C3_VEIC 6
#define CP0C3_VInt 5
#define CP0C3_SP   4
#define CP0C3_MT   2
#define CP0C3_SM   1
#define CP0C3_TL   0
373 374 375
    uint32_t CP0_Config4;
    uint32_t CP0_Config4_rw_bitmask;
#define CP0C4_M    31
376 377 378 379 380 381 382 383 384
    uint32_t CP0_Config5;
    uint32_t CP0_Config5_rw_bitmask;
#define CP0C5_M          31
#define CP0C5_K          30
#define CP0C5_CV         29
#define CP0C5_EVA        28
#define CP0C5_MSAEn      27
#define CP0C5_UFR        2
#define CP0C5_NFExists   0
385 386
    int32_t CP0_Config6;
    int32_t CP0_Config7;
387
    /* XXX: Maybe make LLAddr per-TC? */
388
    target_ulong lladdr;
Paul Brook's avatar
Paul Brook committed
389 390 391
    target_ulong llval;
    target_ulong llnewval;
    target_ulong llreg;
392 393
    target_ulong CP0_LLAddr_rw_bitmask;
    int CP0_LLAddr_shift;
394 395
    target_ulong CP0_WatchLo[8];
    int32_t CP0_WatchHi[8];
ths's avatar
ths committed
396 397 398
    target_ulong CP0_XContext;
    int32_t CP0_Framemask;
    int32_t CP0_Debug;
399
#define CP0DB_DBD  31
bellard's avatar
bellard committed
400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416
#define CP0DB_DM   30
#define CP0DB_LSNM 28
#define CP0DB_Doze 27
#define CP0DB_Halt 26
#define CP0DB_CNT  25
#define CP0DB_IBEP 24
#define CP0DB_DBEP 21
#define CP0DB_IEXI 20
#define CP0DB_VER  15
#define CP0DB_DEC  10
#define CP0DB_SSt  8
#define CP0DB_DINT 5
#define CP0DB_DIB  4
#define CP0DB_DDBS 3
#define CP0DB_DDBL 2
#define CP0DB_DBp  1
#define CP0DB_DSS  0
417
    target_ulong CP0_DEPC;
ths's avatar
ths committed
418 419 420 421 422
    int32_t CP0_Performance0;
    int32_t CP0_TagLo;
    int32_t CP0_DataLo;
    int32_t CP0_TagHi;
    int32_t CP0_DataHi;
423
    target_ulong CP0_ErrorEPC;
ths's avatar
ths committed
424
    int32_t CP0_DESAVE;
425 426
    /* We waste some space so we can handle shadow registers like TCs. */
    TCState tcs[MIPS_SHADOW_SET_MAX];
427
    CPUMIPSFPUContext fpus[MIPS_FPU_MAX];
428
    /* QEMU */
bellard's avatar
bellard committed
429 430 431
    int error_code;
    uint32_t hflags;    /* CPU State */
    /* TMASK defines different execution modes */
432
#define MIPS_HFLAG_TMASK  0xC07FF
433
#define MIPS_HFLAG_MODE   0x00007 /* execution modes                    */
434 435 436
    /* The KSU flags must be the lowest bits in hflags. The flag order
       must be the same as defined for CP0 Status. This allows to use
       the bits as the value of mmu_idx. */
437 438 439 440 441 442 443 444 445
#define MIPS_HFLAG_KSU    0x00003 /* kernel/supervisor/user mode mask   */
#define MIPS_HFLAG_UM     0x00002 /* user mode flag                     */
#define MIPS_HFLAG_SM     0x00001 /* supervisor mode flag               */
#define MIPS_HFLAG_KM     0x00000 /* kernel mode flag                   */
#define MIPS_HFLAG_DM     0x00004 /* Debug mode                         */
#define MIPS_HFLAG_64     0x00008 /* 64-bit instructions enabled        */
#define MIPS_HFLAG_CP0    0x00010 /* CP0 enabled                        */
#define MIPS_HFLAG_FPU    0x00020 /* FPU enabled                        */
#define MIPS_HFLAG_F64    0x00040 /* 64-bit FPU enabled                 */
446 447 448
    /* True if the MIPS IV COP1X instructions can be used.  This also
       controls the non-COP1X instructions RECIP.S, RECIP.D, RSQRT.S
       and RSQRT.D.  */
449 450 451 452 453
#define MIPS_HFLAG_COP1X  0x00080 /* COP1X instructions enabled         */
#define MIPS_HFLAG_RE     0x00100 /* Reversed endianness                */
#define MIPS_HFLAG_UX     0x00200 /* 64-bit user mode                   */
#define MIPS_HFLAG_M16    0x00400 /* MIPS16 mode flag                   */
#define MIPS_HFLAG_M16_SHIFT 10
bellard's avatar
bellard committed
454 455 456 457
    /* If translation is interrupted between the branch instruction and
     * the delay slot, record what type of branch it is so that we can
     * resume translation properly.  It might be possible to reduce
     * this from three bits to two.  */
458 459 460 461 462 463 464 465 466 467 468 469
#define MIPS_HFLAG_BMASK_BASE  0x03800
#define MIPS_HFLAG_B      0x00800 /* Unconditional branch               */
#define MIPS_HFLAG_BC     0x01000 /* Conditional branch                 */
#define MIPS_HFLAG_BL     0x01800 /* Likely branch                      */
#define MIPS_HFLAG_BR     0x02000 /* branch to register (can't link TB) */
    /* Extra flags about the current pending branch.  */
#define MIPS_HFLAG_BMASK_EXT 0x3C000
#define MIPS_HFLAG_B16    0x04000 /* branch instruction was 16 bits     */
#define MIPS_HFLAG_BDS16  0x08000 /* branch requires 16-bit delay slot  */
#define MIPS_HFLAG_BDS32  0x10000 /* branch requires 32-bit delay slot  */
#define MIPS_HFLAG_BX     0x20000 /* branch exchanges execution mode    */
#define MIPS_HFLAG_BMASK  (MIPS_HFLAG_BMASK_BASE | MIPS_HFLAG_BMASK_EXT)
470 471 472
    /* MIPS DSP resources access. */
#define MIPS_HFLAG_DSP   0x40000  /* Enable access to MIPS DSP resources. */
#define MIPS_HFLAG_DSPR2 0x80000  /* Enable access to MIPS DSPR2 resources. */
bellard's avatar
bellard committed
473
    target_ulong btarget;        /* Jump / branch target               */
474
    target_ulong bcond;          /* Branch condition (if needed)       */
475

476 477
    int SYNCI_Step; /* Address step size for SYNCI */
    int CCRes; /* Cycle count resolution/divisor */
478 479
    uint32_t CP0_Status_rw_bitmask; /* Read/write bits in CP0_Status */
    uint32_t CP0_TCStatus_rw_bitmask; /* Read/write bits in CP0_TCStatus */
480
    int insn_flags; /* Supported instruction set */
481

ths's avatar
ths committed
482
    target_ulong tls_value; /* For usermode emulation */
483

484
    CPU_COMMON
485

486
    /* Fields from here on are preserved across CPU reset. */
Blue Swirl's avatar
Blue Swirl committed
487
    CPUMIPSMVPContext *mvp;
488
#if !defined(CONFIG_USER_ONLY)
Blue Swirl's avatar
Blue Swirl committed
489
    CPUMIPSTLBContext *tlb;
490
#endif
Blue Swirl's avatar
Blue Swirl committed
491

492
    const mips_def_t *cpu_model;
493
    void *irq[8];
494
    QEMUTimer *timer; /* Internal timer */
bellard's avatar
bellard committed
495 496
};

Andreas Färber's avatar
Andreas Färber committed
497 498
#include "cpu-qom.h"

499
#if !defined(CONFIG_USER_ONLY)
500
int no_mmu_map_address (CPUMIPSState *env, hwaddr *physical, int *prot,
501
                        target_ulong address, int rw, int access_type);
502
int fixed_mmu_map_address (CPUMIPSState *env, hwaddr *physical, int *prot,
503
                           target_ulong address, int rw, int access_type);
504
int r4k_map_address (CPUMIPSState *env, hwaddr *physical, int *prot,
505
                     target_ulong address, int rw, int access_type);
506 507 508 509
void r4k_helper_tlbwi(CPUMIPSState *env);
void r4k_helper_tlbwr(CPUMIPSState *env);
void r4k_helper_tlbp(CPUMIPSState *env);
void r4k_helper_tlbr(CPUMIPSState *env);
510

511 512 513
void mips_cpu_unassigned_access(CPUState *cpu, hwaddr addr,
                                bool is_write, bool is_exec, int unused,
                                unsigned size);
514 515
#endif

516
void mips_cpu_list (FILE *f, fprintf_function cpu_fprintf);
ths's avatar
ths committed
517

518 519 520
#define cpu_exec cpu_mips_exec
#define cpu_gen_code cpu_mips_gen_code
#define cpu_signal_handler cpu_mips_signal_handler
j_mayer's avatar
j_mayer committed
521
#define cpu_list mips_cpu_list
522

523 524 525
extern void cpu_wrdsp(uint32_t rs, uint32_t mask_num, CPUMIPSState *env);
extern uint32_t cpu_rddsp(uint32_t mask_num, CPUMIPSState *env);

526 527
#define CPU_SAVE_VERSION 3

528 529
/* MMU modes definitions. We carefully match the indices with our
   hflags layout. */
530
#define MMU_MODE0_SUFFIX _kernel
531 532 533
#define MMU_MODE1_SUFFIX _super
#define MMU_MODE2_SUFFIX _user
#define MMU_USER_IDX 2
534
static inline int cpu_mmu_index (CPUMIPSState *env)
535
{
536
    return env->hflags & MIPS_HFLAG_KSU;
537 538
}

539
static inline int cpu_mips_hw_interrupts_pending(CPUMIPSState *env)
540 541 542 543 544
{
    int32_t pending;
    int32_t status;
    int r;

545 546 547
    if (!(env->CP0_Status & (1 << CP0St_IE)) ||
        (env->CP0_Status & (1 << CP0St_EXL)) ||
        (env->CP0_Status & (1 << CP0St_ERL)) ||
548 549 550 551
        /* Note that the TCStatus IXMT field is initialized to zero,
           and only MT capable cores can set it to one. So we don't
           need to check for MT capabilities here.  */
        (env->active_tc.CP0_TCStatus & (1 << CP0TCSt_IXMT)) ||
552 553 554 555 556
        (env->hflags & MIPS_HFLAG_DM)) {
        /* Interrupts are disabled */
        return 0;
    }

557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573
    pending = env->CP0_Cause & CP0Ca_IP_mask;
    status = env->CP0_Status & CP0Ca_IP_mask;

    if (env->CP0_Config3 & (1 << CP0C3_VEIC)) {
        /* A MIPS configured with a vectorizing external interrupt controller
           will feed a vector into the Cause pending lines. The core treats
           the status lines as a vector level, not as indiviual masks.  */
        r = pending > status;
    } else {
        /* A MIPS configured with compatibility or VInt (Vectored Interrupts)
           treats the pending lines as individual interrupt lines, the status
           lines are individual masks.  */
        r = pending & status;
    }
    return r;
}

574
#include "exec/cpu-all.h"
bellard's avatar
bellard committed
575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597

/* Memory access type :
 * may be needed for precise access rights control and precise exceptions.
 */
enum {
    /* 1 bit to define user level / supervisor access */
    ACCESS_USER  = 0x00,
    ACCESS_SUPER = 0x01,
    /* 1 bit to indicate direction */
    ACCESS_STORE = 0x02,
    /* Type of instruction that generated the access */
    ACCESS_CODE  = 0x10, /* Code fetch access                */
    ACCESS_INT   = 0x20, /* Integer load/store access        */
    ACCESS_FLOAT = 0x30, /* floating point load/store access */
};

/* Exceptions */
enum {
    EXCP_NONE          = -1,
    EXCP_RESET         = 0,
    EXCP_SRESET,
    EXCP_DSS,
    EXCP_DINT,
598 599
    EXCP_DDBL,
    EXCP_DDBS,
bellard's avatar
bellard committed
600 601
    EXCP_NMI,
    EXCP_MCHECK,
602
    EXCP_EXT_INTERRUPT, /* 8 */
bellard's avatar
bellard committed
603
    EXCP_DFWATCH,
604
    EXCP_DIB,
bellard's avatar
bellard committed
605 606 607 608 609
    EXCP_IWATCH,
    EXCP_AdEL,
    EXCP_AdES,
    EXCP_TLBF,
    EXCP_IBE,
610
    EXCP_DBp, /* 16 */
bellard's avatar
bellard committed
611
    EXCP_SYSCALL,
612
    EXCP_BREAK,
bellard's avatar
bellard committed
613
    EXCP_CpU,
bellard's avatar
bellard committed
614 615 616
    EXCP_RI,
    EXCP_OVERFLOW,
    EXCP_TRAP,
617
    EXCP_FPE,
618
    EXCP_DWATCH, /* 24 */
bellard's avatar
bellard committed
619 620 621 622
    EXCP_LTLBL,
    EXCP_TLBL,
    EXCP_TLBS,
    EXCP_DBE,
623
    EXCP_THREAD,
624 625 626
    EXCP_MDMX,
    EXCP_C2E,
    EXCP_CACHE, /* 32 */
627
    EXCP_DSPDIS,
628

629
    EXCP_LAST = EXCP_DSPDIS,
bellard's avatar
bellard committed
630
};
Paul Brook's avatar
Paul Brook committed
631 632
/* Dummy exception for conditional stores.  */
#define EXCP_SC 0x100
bellard's avatar
bellard committed
633

634 635 636 637 638 639 640 641
/*
 * This is an interrnally generated WAKE request line.
 * It is driven by the CPU itself. Raised when the MT
 * block wants to wake a VPE from an inactive state and
 * cleared when VPE goes from active to inactive.
 */
#define CPU_INTERRUPT_WAKE CPU_INTERRUPT_TGT_INT_0

bellard's avatar
bellard committed
642
int cpu_mips_exec(CPUMIPSState *s);
643
void mips_tcg_init(void);
644
MIPSCPU *cpu_mips_init(const char *cpu_model);
ths's avatar
ths committed
645
int cpu_mips_signal_handler(int host_signum, void *pinfo, void *puc);
bellard's avatar
bellard committed
646

647 648 649 650 651 652 653 654 655
static inline CPUMIPSState *cpu_init(const char *cpu_model)
{
    MIPSCPU *cpu = cpu_mips_init(cpu_model);
    if (cpu == NULL) {
        return NULL;
    }
    return &cpu->env;
}

Andreas Färber's avatar
Andreas Färber committed
656 657 658
/* TODO QOM'ify CPU reset and remove */
void cpu_state_reset(CPUMIPSState *s);

659
/* mips_timer.c */
660 661 662 663 664 665
uint32_t cpu_mips_get_random (CPUMIPSState *env);
uint32_t cpu_mips_get_count (CPUMIPSState *env);
void cpu_mips_store_count (CPUMIPSState *env, uint32_t value);
void cpu_mips_store_compare (CPUMIPSState *env, uint32_t value);
void cpu_mips_start_count(CPUMIPSState *env);
void cpu_mips_stop_count(CPUMIPSState *env);
666

667
/* mips_int.c */
668
void cpu_mips_soft_irq(CPUMIPSState *env, int irq, int level);
669

670
/* helper.c */
671 672
int mips_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int rw,
                              int mmu_idx);
673
#if !defined(CONFIG_USER_ONLY)
674
void r4k_invalidate_tlb (CPUMIPSState *env, int idx, int use_extra);
675
hwaddr cpu_mips_translate_address (CPUMIPSState *env, target_ulong address,
676
		                               int rw);
677
#endif
678
target_ulong exception_resume_pc (CPUMIPSState *env);
679

680
static inline void cpu_get_tb_cpu_state(CPUMIPSState *env, target_ulong *pc,
681 682 683 684 685 686 687
                                        target_ulong *cs_base, int *flags)
{
    *pc = env->active_tc.PC;
    *cs_base = 0;
    *flags = env->hflags & (MIPS_HFLAG_TMASK | MIPS_HFLAG_BMASK);
}

688
static inline int mips_vpe_active(CPUMIPSState *env)
689 690 691 692 693 694 695
{
    int active = 1;

    /* Check that the VPE is enabled.  */
    if (!(env->mvp->CP0_MVPControl & (1 << CP0MVPCo_EVP))) {
        active = 0;
    }
696
    /* Check that the VPE is activated.  */
697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718
    if (!(env->CP0_VPEConf0 & (1 << CP0VPEC0_VPA))) {
        active = 0;
    }

    /* Now verify that there are active thread contexts in the VPE.

       This assumes the CPU model will internally reschedule threads
       if the active one goes to sleep. If there are no threads available
       the active one will be in a sleeping state, and we can turn off
       the entire VPE.  */
    if (!(env->active_tc.CP0_TCStatus & (1 << CP0TCSt_A))) {
        /* TC is not activated.  */
        active = 0;
    }
    if (env->active_tc.CP0_TCHalt & 1) {
        /* TC is in halt state.  */
        active = 0;
    }

    return active;
}

719
#include "exec/exec-all.h"
720

721 722 723 724
static inline void compute_hflags(CPUMIPSState *env)
{
    env->hflags &= ~(MIPS_HFLAG_COP1X | MIPS_HFLAG_64 | MIPS_HFLAG_CP0 |
                     MIPS_HFLAG_F64 | MIPS_HFLAG_FPU | MIPS_HFLAG_KSU |
725
                     MIPS_HFLAG_UX | MIPS_HFLAG_DSP | MIPS_HFLAG_DSPR2);
726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750
    if (!(env->CP0_Status & (1 << CP0St_EXL)) &&
        !(env->CP0_Status & (1 << CP0St_ERL)) &&
        !(env->hflags & MIPS_HFLAG_DM)) {
        env->hflags |= (env->CP0_Status >> CP0St_KSU) & MIPS_HFLAG_KSU;
    }
#if defined(TARGET_MIPS64)
    if (((env->hflags & MIPS_HFLAG_KSU) != MIPS_HFLAG_UM) ||
        (env->CP0_Status & (1 << CP0St_PX)) ||
        (env->CP0_Status & (1 << CP0St_UX))) {
        env->hflags |= MIPS_HFLAG_64;
    }
    if (env->CP0_Status & (1 << CP0St_UX)) {
        env->hflags |= MIPS_HFLAG_UX;
    }
#endif
    if ((env->CP0_Status & (1 << CP0St_CU0)) ||
        !(env->hflags & MIPS_HFLAG_KSU)) {
        env->hflags |= MIPS_HFLAG_CP0;
    }
    if (env->CP0_Status & (1 << CP0St_CU1)) {
        env->hflags |= MIPS_HFLAG_FPU;
    }
    if (env->CP0_Status & (1 << CP0St_FR)) {
        env->hflags |= MIPS_HFLAG_F64;
    }
751 752 753 754 755 756 757 758 759 760 761 762 763 764 765
    if (env->insn_flags & ASE_DSPR2) {
        /* Enables access MIPS DSP resources, now our cpu is DSP ASER2,
           so enable to access DSPR2 resources. */
        if (env->CP0_Status & (1 << CP0St_MX)) {
            env->hflags |= MIPS_HFLAG_DSP | MIPS_HFLAG_DSPR2;
        }

    } else if (env->insn_flags & ASE_DSP) {
        /* Enables access MIPS DSP resources, now our cpu is DSP ASE,
           so enable to access DSP resources. */
        if (env->CP0_Status & (1 << CP0St_MX)) {
            env->hflags |= MIPS_HFLAG_DSP;
        }

    }
766 767 768 769 770 771 772 773 774 775 776 777 778
    if (env->insn_flags & ISA_MIPS32R2) {
        if (env->active_fpu.fcr0 & (1 << FCR0_F64)) {
            env->hflags |= MIPS_HFLAG_COP1X;
        }
    } else if (env->insn_flags & ISA_MIPS32) {
        if (env->hflags & MIPS_HFLAG_64) {
            env->hflags |= MIPS_HFLAG_COP1X;
        }
    } else if (env->insn_flags & ISA_MIPS4) {
        /* All supported MIPS IV CPUs use the XX (CU3) to enable
           and disable the MIPS IV extensions to the MIPS III ISA.
           Some other MIPS IV CPUs ignore the bit, so the check here
           would be too restrictive for them.  */
779
        if (env->CP0_Status & (1U << CP0St_CU3)) {
780 781 782 783 784
            env->hflags |= MIPS_HFLAG_COP1X;
        }
    }
}

bellard's avatar
bellard committed
785
#endif /* !defined (__MIPS_CPU_H__) */