cpu.h 45.8 KB
Newer Older
bellard's avatar
bellard committed
1
/*
2
 *  PowerPC emulation cpu definitions for qemu.
3
 *
4
 *  Copyright (c) 2003-2007 Jocelyn Mayer
bellard's avatar
bellard committed
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
#if !defined (__CPU_PPC_H__)
#define __CPU_PPC_H__

23
#include "config.h"
24
#include <inttypes.h>
25

26
27
#if defined (TARGET_PPC64)
typedef uint64_t ppc_gpr_t;
28
#define TARGET_GPR_BITS  64
29
#define TARGET_LONG_BITS 64
30
#define REGX "%016" PRIx64
31
32
#define TARGET_PAGE_BITS 12
#elif defined(TARGET_PPCEMB)
j_mayer's avatar
j_mayer committed
33
/* BookE have 36 bits physical address space */
34
#define TARGET_PHYS_ADDR_BITS 64
35
36
/* GPR are 64 bits: used by vector extension */
typedef uint64_t ppc_gpr_t;
37
#define TARGET_GPR_BITS  64
38
#define TARGET_LONG_BITS 32
39
#define REGX "%016" PRIx64
40
41
42
43
44
45
#if defined(CONFIG_USER_ONLY)
/* It looks like a lot of Linux programs assume page size
 * is 4kB long. This is evil, but we have to deal with it...
 */
#define TARGET_PAGE_BITS 12
#else
46
47
/* Pages can be 1 kB small */
#define TARGET_PAGE_BITS 10
48
49
50
51
52
53
54
55
56
57
#endif
#else
#if (HOST_LONG_BITS >= 64)
/* When using 64 bits temporary registers,
 * we can use 64 bits GPR with no extra cost
 * It's even an optimization as it will prevent
 * the compiler to do unuseful masking in the micro-ops.
 */
typedef uint64_t ppc_gpr_t;
#define TARGET_GPR_BITS  64
j_mayer's avatar
j_mayer committed
58
#define REGX "%08" PRIx64
59
60
#else
typedef uint32_t ppc_gpr_t;
61
#define TARGET_GPR_BITS  32
j_mayer's avatar
j_mayer committed
62
#define REGX "%08" PRIx32
63
64
#endif
#define TARGET_LONG_BITS 32
65
#define TARGET_PAGE_BITS 12
66
#endif
bellard's avatar
bellard committed
67

bellard's avatar
bellard committed
68
69
#include "cpu-defs.h"

70
71
72
#define ADDRX TARGET_FMT_lx
#define PADDRX TARGET_FMT_plx

bellard's avatar
bellard committed
73
74
#include <setjmp.h>

75
76
#include "softfloat.h"

77
78
#define TARGET_HAS_ICE 1

79
80
81
82
83
#if defined (TARGET_PPC64)
#define ELF_MACHINE     EM_PPC64
#else
#define ELF_MACHINE     EM_PPC
#endif
84

85
/*****************************************************************************/
86
/* MMU model                                                                 */
87
enum {
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
    POWERPC_MMU_UNKNOWN    = 0,
    /* Standard 32 bits PowerPC MMU                            */
    POWERPC_MMU_32B,
    /* PowerPC 601 MMU                                         */
    POWERPC_MMU_601,
    /* PowerPC 6xx MMU with software TLB                       */
    POWERPC_MMU_SOFT_6xx,
    /* PowerPC 74xx MMU with software TLB                      */
    POWERPC_MMU_SOFT_74xx,
    /* PowerPC 4xx MMU with software TLB                       */
    POWERPC_MMU_SOFT_4xx,
    /* PowerPC 4xx MMU with software TLB and zones protections */
    POWERPC_MMU_SOFT_4xx_Z,
    /* PowerPC 4xx MMU in real mode only                       */
    POWERPC_MMU_REAL_4xx,
    /* BookE MMU model                                         */
    POWERPC_MMU_BOOKE,
    /* BookE FSL MMU model                                     */
    POWERPC_MMU_BOOKE_FSL,
j_mayer's avatar
j_mayer committed
107
#if defined(TARGET_PPC64)
108
    /* 64 bits PowerPC MMU                                     */
j_mayer's avatar
j_mayer committed
109
110
    POWERPC_MMU_64B,
#endif /* defined(TARGET_PPC64) */
111
112
113
};

/*****************************************************************************/
114
/* Exception model                                                           */
115
enum {
116
    POWERPC_EXCP_UNKNOWN   = 0,
117
    /* Standard PowerPC exception model */
118
    POWERPC_EXCP_STD,
119
    /* PowerPC 40x exception model      */
120
    POWERPC_EXCP_40x,
121
    /* PowerPC 601 exception model      */
122
    POWERPC_EXCP_601,
123
    /* PowerPC 602 exception model      */
124
    POWERPC_EXCP_602,
125
    /* PowerPC 603 exception model      */
126
127
128
129
130
    POWERPC_EXCP_603,
    /* PowerPC 603e exception model     */
    POWERPC_EXCP_603E,
    /* PowerPC G2 exception model       */
    POWERPC_EXCP_G2,
131
    /* PowerPC 604 exception model      */
132
    POWERPC_EXCP_604,
133
    /* PowerPC 7x0 exception model      */
134
    POWERPC_EXCP_7x0,
135
    /* PowerPC 7x5 exception model      */
136
    POWERPC_EXCP_7x5,
137
    /* PowerPC 74xx exception model     */
138
    POWERPC_EXCP_74xx,
139
    /* BookE exception model            */
140
    POWERPC_EXCP_BOOKE,
j_mayer's avatar
j_mayer committed
141
142
143
144
#if defined(TARGET_PPC64)
    /* PowerPC 970 exception model      */
    POWERPC_EXCP_970,
#endif /* defined(TARGET_PPC64) */
145
146
};

147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
/*****************************************************************************/
/* Exception vectors definitions                                             */
enum {
    POWERPC_EXCP_NONE    = -1,
    /* The 64 first entries are used by the PowerPC embedded specification   */
    POWERPC_EXCP_CRITICAL = 0,  /* Critical input                            */
    POWERPC_EXCP_MCHECK   = 1,  /* Machine check exception                   */
    POWERPC_EXCP_DSI      = 2,  /* Data storage exception                    */
    POWERPC_EXCP_ISI      = 3,  /* Instruction storage exception             */
    POWERPC_EXCP_EXTERNAL = 4,  /* External input                            */
    POWERPC_EXCP_ALIGN    = 5,  /* Alignment exception                       */
    POWERPC_EXCP_PROGRAM  = 6,  /* Program exception                         */
    POWERPC_EXCP_FPU      = 7,  /* Floating-point unavailable exception      */
    POWERPC_EXCP_SYSCALL  = 8,  /* System call exception                     */
    POWERPC_EXCP_APU      = 9,  /* Auxiliary processor unavailable           */
    POWERPC_EXCP_DECR     = 10, /* Decrementer exception                     */
    POWERPC_EXCP_FIT      = 11, /* Fixed-interval timer interrupt            */
    POWERPC_EXCP_WDT      = 12, /* Watchdog timer interrupt                  */
    POWERPC_EXCP_DTLB     = 13, /* Data TLB error                            */
    POWERPC_EXCP_ITLB     = 14, /* Instruction TLB error                     */
    POWERPC_EXCP_DEBUG    = 15, /* Debug interrupt                           */
    /* Vectors 16 to 31 are reserved                                         */
#if defined(TARGET_PPCEMB)
    POWERPC_EXCP_SPEU     = 32, /* SPE/embedded floating-point unavailable   */
    POWERPC_EXCP_EFPDI    = 33, /* Embedded floating-point data interrupt    */
    POWERPC_EXCP_EFPRI    = 34, /* Embedded floating-point round interrupt   */
    POWERPC_EXCP_EPERFM   = 35, /* Embedded performance monitor interrupt    */
    POWERPC_EXCP_DOORI    = 36, /* Embedded doorbell interrupt               */
    POWERPC_EXCP_DOORCI   = 37, /* Embedded doorbell critical interrupt      */
#endif /* defined(TARGET_PPCEMB) */
    /* Vectors 38 to 63 are reserved                                         */
    /* Exceptions defined in the PowerPC server specification                */
    POWERPC_EXCP_RESET    = 64, /* System reset exception                    */
#if defined(TARGET_PPC64) /* PowerPC 64 */
    POWERPC_EXCP_DSEG     = 65, /* Data segment exception                    */
    POWERPC_EXCP_ISEG     = 66, /* Instruction segment exception             */
#endif /* defined(TARGET_PPC64) */
#if defined(TARGET_PPC64H) /* PowerPC 64 with hypervisor mode support */
    POWERPC_EXCP_HDECR    = 67, /* Hypervisor decrementer exception          */
#endif /* defined(TARGET_PPC64H) */
    POWERPC_EXCP_TRACE    = 68, /* Trace exception                           */
#if defined(TARGET_PPC64H) /* PowerPC 64 with hypervisor mode support */
    POWERPC_EXCP_HDSI     = 69, /* Hypervisor data storage exception         */
    POWERPC_EXCP_HISI     = 70, /* Hypervisor instruction storage exception  */
    POWERPC_EXCP_HDSEG    = 71, /* Hypervisor data segment exception         */
    POWERPC_EXCP_HISEG    = 72, /* Hypervisor instruction segment exception  */
#endif /* defined(TARGET_PPC64H) */
    POWERPC_EXCP_VPU      = 73, /* Vector unavailable exception              */
    /* 40x specific exceptions                                               */
    POWERPC_EXCP_PIT      = 74, /* Programmable interval timer interrupt     */
    /* 601 specific exceptions                                               */
    POWERPC_EXCP_IO       = 75, /* IO error exception                        */
    POWERPC_EXCP_RUNM     = 76, /* Run mode exception                        */
    /* 602 specific exceptions                                               */
    POWERPC_EXCP_EMUL     = 77, /* Emulation trap exception                  */
    /* 602/603 specific exceptions                                           */
    POWERPC_EXCP_IFTLB    = 78, /* Instruction fetch TLB error               */
    POWERPC_EXCP_DLTLB    = 79, /* Data load TLB miss                        */
    POWERPC_EXCP_DSTLB    = 80, /* Data store TLB miss                       */
    /* Exceptions available on most PowerPC                                  */
    POWERPC_EXCP_FPA      = 81, /* Floating-point assist exception           */
    POWERPC_EXCP_IABR     = 82, /* Instruction address breakpoint            */
    POWERPC_EXCP_SMI      = 83, /* System management interrupt               */
    POWERPC_EXCP_PERFM    = 84, /* Embedded performance monitor interrupt    */
    /* 7xx/74xx specific exceptions                                          */
    POWERPC_EXCP_THERM    = 85, /* Thermal interrupt                         */
    /* 74xx specific exceptions                                              */
    POWERPC_EXCP_VPUA     = 86, /* Vector assist exception                   */
    /* 970FX specific exceptions                                             */
    POWERPC_EXCP_SOFTP    = 87, /* Soft patch exception                      */
    POWERPC_EXCP_MAINT    = 88, /* Maintenance exception                     */
    /* EOL                                                                   */
    POWERPC_EXCP_NB       = 96,
    /* Qemu exceptions: used internally during code translation              */
    POWERPC_EXCP_STOP         = 0x200, /* stop translation                   */
    POWERPC_EXCP_BRANCH       = 0x201, /* branch instruction                 */
    /* Qemu exceptions: special cases we want to stop translation            */
    POWERPC_EXCP_SYNC         = 0x202, /* context synchronizing instruction  */
    POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only      */
};

/* Exceptions error codes                                                    */
enum {
    /* Exception subtypes for POWERPC_EXCP_ALIGN                             */
    POWERPC_EXCP_ALIGN_FP      = 0x01,  /* FP alignment exception            */
    POWERPC_EXCP_ALIGN_LST     = 0x02,  /* Unaligned mult/extern load/store  */
    POWERPC_EXCP_ALIGN_LE      = 0x03,  /* Multiple little-endian access     */
    POWERPC_EXCP_ALIGN_PROT    = 0x04,  /* Access cross protection boundary  */
    POWERPC_EXCP_ALIGN_BAT     = 0x05,  /* Access cross a BAT/seg boundary   */
    POWERPC_EXCP_ALIGN_CACHE   = 0x06,  /* Impossible dcbz access            */
    /* Exception subtypes for POWERPC_EXCP_PROGRAM                           */
    /* FP exceptions                                                         */
    POWERPC_EXCP_FP            = 0x10,
    POWERPC_EXCP_FP_OX         = 0x01,  /* FP overflow                       */
    POWERPC_EXCP_FP_UX         = 0x02,  /* FP underflow                      */
    POWERPC_EXCP_FP_ZX         = 0x03,  /* FP divide by zero                 */
    POWERPC_EXCP_FP_XX         = 0x04,  /* FP inexact                        */
    POWERPC_EXCP_FP_VXNAN      = 0x05,  /* FP invalid SNaN op                */
    POWERPC_EXCP_FP_VXISI      = 0x06,  /* FP invalid infinite subtraction   */
    POWERPC_EXCP_FP_VXIDI      = 0x07,  /* FP invalid infinite divide        */
    POWERPC_EXCP_FP_VXZDZ      = 0x08,  /* FP invalid zero divide            */
    POWERPC_EXCP_FP_VXIMZ      = 0x09,  /* FP invalid infinite * zero        */
    POWERPC_EXCP_FP_VXVC       = 0x0A,  /* FP invalid compare                */
    POWERPC_EXCP_FP_VXSOFT     = 0x0B,  /* FP invalid operation              */
    POWERPC_EXCP_FP_VXSQRT     = 0x0C,  /* FP invalid square root            */
    POWERPC_EXCP_FP_VXCVI      = 0x0D,  /* FP invalid integer conversion     */
    /* Invalid instruction                                                   */
    POWERPC_EXCP_INVAL         = 0x20,
    POWERPC_EXCP_INVAL_INVAL   = 0x01,  /* Invalid instruction               */
    POWERPC_EXCP_INVAL_LSWX    = 0x02,  /* Invalid lswx instruction          */
    POWERPC_EXCP_INVAL_SPR     = 0x03,  /* Invalid SPR access                */
    POWERPC_EXCP_INVAL_FP      = 0x04,  /* Unimplemented mandatory fp instr  */
    /* Privileged instruction                                                */
    POWERPC_EXCP_PRIV          = 0x30,
    POWERPC_EXCP_PRIV_OPC      = 0x01,  /* Privileged operation exception    */
    POWERPC_EXCP_PRIV_REG      = 0x02,  /* Privileged register exception     */
    /* Trap                                                                  */
    POWERPC_EXCP_TRAP          = 0x40,
};

267
268
269
270
/*****************************************************************************/
/* Input pins model                                                          */
enum {
    PPC_FLAGS_INPUT_UNKNOWN = 0,
271
    /* PowerPC 6xx bus                  */
272
    PPC_FLAGS_INPUT_6xx,
273
    /* BookE bus                        */
274
275
276
    PPC_FLAGS_INPUT_BookE,
    /* PowerPC 405 bus                  */
    PPC_FLAGS_INPUT_405,
277
    /* PowerPC 970 bus                  */
278
279
280
    PPC_FLAGS_INPUT_970,
    /* PowerPC 401 bus                  */
    PPC_FLAGS_INPUT_401,
281
282
};

283
#define PPC_INPUT(env) (env->bus_model)
284

285
/*****************************************************************************/
286
typedef struct ppc_def_t ppc_def_t;
287
typedef struct opc_handler_t opc_handler_t;
bellard's avatar
bellard committed
288

289
290
291
/*****************************************************************************/
/* Types used to describe some PowerPC registers */
typedef struct CPUPPCState CPUPPCState;
292
typedef struct ppc_tb_t ppc_tb_t;
293
294
typedef struct ppc_spr_t ppc_spr_t;
typedef struct ppc_dcr_t ppc_dcr_t;
295
typedef union ppc_avr_t ppc_avr_t;
296
typedef union ppc_tlb_t ppc_tlb_t;
297

298
299
300
301
/* SPR access micro-ops generations callbacks */
struct ppc_spr_t {
    void (*uea_read)(void *opaque, int spr_num);
    void (*uea_write)(void *opaque, int spr_num);
302
#if !defined(CONFIG_USER_ONLY)
303
304
    void (*oea_read)(void *opaque, int spr_num);
    void (*oea_write)(void *opaque, int spr_num);
305
306
307
308
#if defined(TARGET_PPC64H)
    void (*hea_read)(void *opaque, int spr_num);
    void (*hea_write)(void *opaque, int spr_num);
#endif
309
#endif
310
311
312
313
    const unsigned char *name;
};

/* Altivec registers (128 bits) */
314
315
316
317
318
union ppc_avr_t {
    uint8_t u8[16];
    uint16_t u16[8];
    uint32_t u32[4];
    uint64_t u64[2];
319
};
320

321
/* Software TLB cache */
322
323
typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
struct ppc6xx_tlb_t {
324
325
326
    target_ulong pte0;
    target_ulong pte1;
    target_ulong EPN;
327
328
329
330
};

typedef struct ppcemb_tlb_t ppcemb_tlb_t;
struct ppcemb_tlb_t {
331
    target_phys_addr_t RPN;
332
    target_ulong EPN;
333
    target_ulong PID;
334
335
336
    target_ulong size;
    uint32_t prot;
    uint32_t attr; /* Storage attributes */
337
338
339
340
341
};

union ppc_tlb_t {
    ppc6xx_tlb_t tlb6;
    ppcemb_tlb_t tlbe;
342
343
344
345
};

/*****************************************************************************/
/* Machine state register bits definition                                    */
346
#define MSR_SF   63 /* Sixty-four-bit mode                            hflags */
347
#define MSR_ISF  61 /* Sixty-four-bit interrupt mode on 630                  */
348
#define MSR_HV   60 /* hypervisor state                               hflags */
349
350
351
#define MSR_CM   31 /* Computation mode for BookE                     hflags */
#define MSR_ICM  30 /* Interrupt computation mode for BookE                  */
#define MSR_UCLE 26 /* User-mode cache lock enable for BookE                 */
352
353
#define MSR_VR   25 /* altivec available                            x hflags */
#define MSR_SPE  25 /* SPE enable for BookE                         x hflags */
354
355
#define MSR_AP   23 /* Access privilege state on 602                  hflags */
#define MSR_SA   22 /* Supervisor access mode on 602                  hflags */
356
#define MSR_KEY  19 /* key bit on 603e                                       */
357
#define MSR_POW  18 /* Power management                                      */
358
359
#define MSR_TGPR 17 /* TGPR usage on 602/603                        x        */
#define MSR_CE   17 /* Critical interrupt enable on embedded PowerPC x       */
360
361
#define MSR_ILE  16 /* Interrupt little-endian mode                          */
#define MSR_EE   15 /* External interrupt enable                             */
362
363
#define MSR_PR   14 /* Problem state                                  hflags */
#define MSR_FP   13 /* Floating point available                       hflags */
364
#define MSR_ME   12 /* Machine check interrupt enable                        */
365
#define MSR_FE0  11 /* Floating point exception mode 0                hflags */
366
367
368
369
370
#define MSR_SE   10 /* Single-step trace enable                     x hflags */
#define MSR_DWE  10 /* Debug wait enable on 405                     x        */
#define MSR_UBLE 10 /* User BTB lock enable on e500                 x        */
#define MSR_BE   9  /* Branch trace enable                          x hflags */
#define MSR_DE   9  /* Debug interrupts enable on embedded PowerPC  x        */
371
#define MSR_FE1  8  /* Floating point exception mode 1                hflags */
372
#define MSR_AL   7  /* AL bit on POWER                                       */
373
#define MSR_EP   3  /* Exception prefix on 601                               */
374
375
#define MSR_IR   5  /* Instruction relocate                                  */
#define MSR_DR   4  /* Data relocate                                         */
376
#define MSR_PE   3  /* Protection enable on 403                              */
377
378
379
380
#define MSR_PX   2  /* Protection exclusive on 403                  x        */
#define MSR_PMM  2  /* Performance monitor mark on POWER            x        */
#define MSR_RI   1  /* Recoverable interrupt                        1        */
#define MSR_LE   0  /* Little-endian mode                           1 hflags */
381
382
383
#define msr_sf   env->msr[MSR_SF]
#define msr_isf  env->msr[MSR_ISF]
#define msr_hv   env->msr[MSR_HV]
384
385
#define msr_cm   env->msr[MSR_CM]
#define msr_icm  env->msr[MSR_ICM]
386
#define msr_ucle env->msr[MSR_UCLE]
387
#define msr_vr   env->msr[MSR_VR]
388
#define msr_spe  env->msr[MSR_SPE]
389
390
391
#define msr_ap   env->msr[MSR_AP]
#define msr_sa   env->msr[MSR_SA]
#define msr_key  env->msr[MSR_KEY]
392
#define msr_pow  env->msr[MSR_POW]
393
394
#define msr_tgpr env->msr[MSR_TGPR]
#define msr_ce   env->msr[MSR_CE]
395
396
397
398
399
400
401
#define msr_ile  env->msr[MSR_ILE]
#define msr_ee   env->msr[MSR_EE]
#define msr_pr   env->msr[MSR_PR]
#define msr_fp   env->msr[MSR_FP]
#define msr_me   env->msr[MSR_ME]
#define msr_fe0  env->msr[MSR_FE0]
#define msr_se   env->msr[MSR_SE]
402
#define msr_dwe  env->msr[MSR_DWE]
403
404
#define msr_uble env->msr[MSR_UBLE]
#define msr_be   env->msr[MSR_BE]
405
#define msr_de   env->msr[MSR_DE]
406
#define msr_fe1  env->msr[MSR_FE1]
407
#define msr_al   env->msr[MSR_AL]
408
409
#define msr_ir   env->msr[MSR_IR]
#define msr_dr   env->msr[MSR_DR]
410
411
412
413
#define msr_pe   env->msr[MSR_PE]
#define msr_ep   env->msr[MSR_EP]
#define msr_px   env->msr[MSR_PX]
#define msr_pmm  env->msr[MSR_PMM]
414
415
#define msr_ri   env->msr[MSR_RI]
#define msr_le   env->msr[MSR_LE]
bellard's avatar
bellard committed
416

417
418
419
420
421
422
enum {
    POWERPC_FLAG_NONE = 0x00000000,
    /* Flag for MSR bit 25 signification (VRE/SPE)                           */
    POWERPC_FLAG_SPE  = 0x00000001,
    POWERPC_FLAG_VRE  = 0x00000002,
    /* Flag for MSR bit 17 signification (TGPR/CE)                           */
423
424
    POWERPC_FLAG_TGPR = 0x00000004,
    POWERPC_FLAG_CE   = 0x00000008,
425
    /* Flag for MSR bit 10 signification (SE/DWE/UBLE)                       */
426
427
428
    POWERPC_FLAG_SE   = 0x00000010,
    POWERPC_FLAG_DWE  = 0x00000020,
    POWERPC_FLAG_UBLE = 0x00000040,
429
    /* Flag for MSR bit 9 signification (BE/DE)                              */
430
431
    POWERPC_FLAG_BE   = 0x00000080,
    POWERPC_FLAG_DE   = 0x00000100,
432
    /* Flag for MSR but 2 signification (PX/PMM)                             */
433
434
    POWERPC_FLAG_PX   = 0x00000200,
    POWERPC_FLAG_PMM  = 0x00000400,
435
436
};

437
438
439
440
441
442
/*****************************************************************************/
/* The whole PowerPC CPU context */
struct CPUPPCState {
    /* First are the most commonly used resources
     * during translated code execution
     */
443
#if TARGET_GPR_BITS > HOST_LONG_BITS
444
445
    /* temporary fixed-point registers
     * used to emulate 64 bits target on 32 bits hosts
446
     */
ths's avatar
ths committed
447
    ppc_gpr_t t0, t1, t2;
448
#endif
449
    ppc_avr_t avr0, avr1, avr2;
450

bellard's avatar
bellard committed
451
    /* general purpose registers */
452
    ppc_gpr_t gpr[32];
453
454
455
456
457
458
    /* LR */
    target_ulong lr;
    /* CTR */
    target_ulong ctr;
    /* condition register */
    uint8_t crf[8];
bellard's avatar
bellard committed
459
    /* XER */
460
461
    /* XXX: We use only 5 fields, but we want to keep the structure aligned */
    uint8_t xer[8];
bellard's avatar
bellard committed
462
    /* Reservation address */
463
464
465
    target_ulong reserve;

    /* Those ones are used in supervisor mode only */
bellard's avatar
bellard committed
466
    /* machine state register */
467
468
    uint8_t msr[64];
    /* temporary general purpose registers */
469
    ppc_gpr_t tgpr[4]; /* Used to speed-up TLB assist handlers */
470
471

    /* Floating point execution context */
472
    /* temporary float registers */
473
474
475
476
    float64 ft0;
    float64 ft1;
    float64 ft2;
    float_status fp_status;
477
478
479
480
    /* floating point registers */
    float64 fpr[32];
    /* floating point status and control register */
    uint8_t fpscr[8];
481

482
483
    CPU_COMMON

484
485
    int halted; /* TRUE if the CPU is in suspend state */

486
487
    int access_type; /* when a memory exception occurs, the access
                        type is stored here */
488

489
490
491
    /* MMU context - only relevant for full system emulation */
#if !defined(CONFIG_USER_ONLY)
#if defined(TARGET_PPC64)
492
493
    /* Address space register */
    target_ulong asr;
494
495
496
    /* PowerPC 64 SLB area */
    int slb_nr;
#endif
497
498
499
500
501
502
503
    /* segment registers */
    target_ulong sdr1;
    target_ulong sr[16];
    /* BATs */
    int nb_BATs;
    target_ulong DBAT[2][8];
    target_ulong IBAT[2][8];
504
505
506
507
508
509
510
511
512
513
514
    /* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
    int nb_tlb;      /* Total number of TLB                                  */
    int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
    int nb_ways;     /* Number of ways in the TLB set                        */
    int last_way;    /* Last used way used to allocate TLB in a LRU way      */
    int id_tlbs;     /* If 1, MMU has separated TLBs for instructions & data */
    int nb_pids;     /* Number of available PID registers                    */
    ppc_tlb_t *tlb;  /* TLB is optional. Allocate them only if needed        */
    /* 403 dedicated access protection registers */
    target_ulong pb[4];
#endif
515

516
517
518
    /* Other registers */
    /* Special purpose registers */
    target_ulong spr[1024];
519
    ppc_spr_t spr_cb[1024];
520
521
522
    /* Altivec registers */
    ppc_avr_t avr[32];
    uint32_t vscr;
523
#if defined(TARGET_PPCEMB)
524
525
    /* SPE registers */
    ppc_gpr_t spe_acc;
526
    float_status spe_status;
527
    uint32_t spe_fscr;
528
#endif
529
530

    /* Internal devices resources */
531
532
    /* Time base and decrementer */
    ppc_tb_t *tb_env;
533
534
535
    /* Device control registers */
    ppc_dcr_t *dcr_env;

536
537
538
    int dcache_line_size;
    int icache_line_size;

539
540
    /* Those resources are used during exception processing */
    /* CPU model definition */
541
542
543
544
545
    target_ulong msr_mask;
    uint8_t mmu_model;
    uint8_t excp_model;
    uint8_t bus_model;
    uint8_t pad;
546
    int bfd_mach;
547
548
549
550
551
    uint32_t flags;

    int exception_index;
    int error_code;
    int interrupt_request;
552
    uint32_t pending_interrupts;
553
554
555
556
557
558
#if !defined(CONFIG_USER_ONLY)
    /* This is the IRQ controller, which is implementation dependant
     * and only relevant when emulating a complete machine.
     */
    uint32_t irq_input_state;
    void **irq_inputs;
559
560
561
562
563
    /* Exception vectors */
    target_ulong excp_vectors[POWERPC_EXCP_NB];
    target_ulong excp_prefix;
    target_ulong ivor_mask;
    target_ulong ivpr_mask;
564
    target_ulong hreset_vector;
565
#endif
566
567
568
569

    /* Those resources are used only during code translation */
    /* Next instruction pointer */
    target_ulong nip;
570

571
572
573
574
575
576
    /* opcode handlers */
    opc_handler_t *opcodes[0x40];

    /* Those resources are used only in Qemu core */
    jmp_buf jmp_env;
    int user_mode_only; /* user mode only simulation */
577
    target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
578

579
580
    /* Power management */
    int power_mode;
581

bellard's avatar
bellard committed
582
583
    /* temporary hack to handle OSI calls (only used if non NULL) */
    int (*osi_call)(struct CPUPPCState *env);
584
};
bellard's avatar
bellard committed
585

586
587
588
589
590
591
592
593
594
595
/* Context used internally during MMU translations */
typedef struct mmu_ctx_t mmu_ctx_t;
struct mmu_ctx_t {
    target_phys_addr_t raddr;      /* Real address              */
    int prot;                      /* Protection bits           */
    target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */
    target_ulong ptem;             /* Virtual segment ID | API  */
    int key;                       /* Access key                */
};

596
/*****************************************************************************/
597
598
599
CPUPPCState *cpu_ppc_init (void);
int cpu_ppc_exec (CPUPPCState *s);
void cpu_ppc_close (CPUPPCState *s);
bellard's avatar
bellard committed
600
601
602
/* you can call this signal handler from your SIGBUS and SIGSEGV
   signal handlers to inform the virtual CPU of exceptions. non zero
   is returned if the signal was handled by the virtual CPU.  */
603
604
int cpu_ppc_signal_handler (int host_signum, void *pinfo,
                            void *puc);
bellard's avatar
bellard committed
605

606
void do_interrupt (CPUPPCState *env);
607
void ppc_hw_interrupt (CPUPPCState *env);
608
void cpu_loop_exit (void);
609

610
void dump_stack (CPUPPCState *env);
611

612
#if !defined(CONFIG_USER_ONLY)
613
614
615
616
617
618
619
620
621
622
target_ulong do_load_ibatu (CPUPPCState *env, int nr);
target_ulong do_load_ibatl (CPUPPCState *env, int nr);
void do_store_ibatu (CPUPPCState *env, int nr, target_ulong value);
void do_store_ibatl (CPUPPCState *env, int nr, target_ulong value);
target_ulong do_load_dbatu (CPUPPCState *env, int nr);
target_ulong do_load_dbatl (CPUPPCState *env, int nr);
void do_store_dbatu (CPUPPCState *env, int nr, target_ulong value);
void do_store_dbatl (CPUPPCState *env, int nr, target_ulong value);
target_ulong do_load_sdr1 (CPUPPCState *env);
void do_store_sdr1 (CPUPPCState *env, target_ulong value);
623
624
625
#if defined(TARGET_PPC64)
target_ulong ppc_load_asr (CPUPPCState *env);
void ppc_store_asr (CPUPPCState *env, target_ulong value);
626
627
628
629
target_ulong ppc_load_slb (CPUPPCState *env, int slb_nr);
void ppc_store_slb (CPUPPCState *env, int slb_nr, target_ulong rs);
#endif /* defined(TARGET_PPC64) */
#if 0 // Unused
630
target_ulong do_load_sr (CPUPPCState *env, int srnum);
631
#endif
632
633
void do_store_sr (CPUPPCState *env, int srnum, target_ulong value);
#endif /* !defined(CONFIG_USER_ONLY) */
634
635
target_ulong ppc_load_xer (CPUPPCState *env);
void ppc_store_xer (CPUPPCState *env, target_ulong value);
636
target_ulong do_load_msr (CPUPPCState *env);
637
int do_store_msr (CPUPPCState *env, target_ulong value);
638
#if defined(TARGET_PPC64)
639
int ppc_store_msr_32 (CPUPPCState *env, uint32_t value);
640
#endif
641
642

void do_compute_hflags (CPUPPCState *env);
j_mayer's avatar
j_mayer committed
643
644
645
void cpu_ppc_reset (void *opaque);
CPUPPCState *cpu_ppc_init (void);
void cpu_ppc_close(CPUPPCState *env);
646

647
648
649
650
int ppc_find_by_name (const unsigned char *name, ppc_def_t **def);
int ppc_find_by_pvr (uint32_t apvr, ppc_def_t **def);
void ppc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...));
int cpu_ppc_register (CPUPPCState *env, ppc_def_t *def);
bellard's avatar
bellard committed
651

652
653
654
655
656
657
/* Time-base and decrementer management */
#ifndef NO_CPU_IO_DEFS
uint32_t cpu_ppc_load_tbl (CPUPPCState *env);
uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
658
659
660
661
uint32_t cpu_ppc_load_atbl (CPUPPCState *env);
uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
662
663
uint32_t cpu_ppc_load_decr (CPUPPCState *env);
void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
664
665
666
667
668
669
#if defined(TARGET_PPC64H)
uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
uint64_t cpu_ppc_load_purr (CPUPPCState *env);
void cpu_ppc_store_purr (CPUPPCState *env, uint64_t value);
#endif
670
671
672
673
674
675
676
uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
#if !defined(CONFIG_USER_ONLY)
void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
target_ulong load_40x_pit (CPUPPCState *env);
void store_40x_pit (CPUPPCState *env, target_ulong val);
677
void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
678
void store_40x_sler (CPUPPCState *env, uint32_t val);
679
680
void store_booke_tcr (CPUPPCState *env, target_ulong val);
void store_booke_tsr (CPUPPCState *env, target_ulong val);
j_mayer's avatar
j_mayer committed
681
void ppc_tlb_invalidate_all (CPUPPCState *env);
682
683
684
685
686
void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
#if defined(TARGET_PPC64)
void ppc_slb_invalidate_all (CPUPPCState *env);
void ppc_slb_invalidate_one (CPUPPCState *env, uint64_t T0);
#endif
687
int ppcemb_tlb_search (CPUPPCState *env, target_ulong address, uint32_t pid);
688
#endif
689
#endif
bellard's avatar
bellard committed
690

691
692
693
694
/* Device control registers */
int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp);
int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val);

695
696
697
698
699
#define CPUState CPUPPCState
#define cpu_init cpu_ppc_init
#define cpu_exec cpu_ppc_exec
#define cpu_gen_code cpu_ppc_gen_code
#define cpu_signal_handler cpu_ppc_signal_handler
j_mayer's avatar
j_mayer committed
700
#define cpu_list ppc_cpu_list
701

bellard's avatar
bellard committed
702
703
#include "cpu-all.h"

704
705
/*****************************************************************************/
/* Registers definitions */
bellard's avatar
bellard committed
706
707
708
#define XER_SO 31
#define XER_OV 30
#define XER_CA 29
709
#define XER_CMP 8
710
#define XER_BC  0
711
712
713
714
#define xer_so  env->xer[4]
#define xer_ov  env->xer[6]
#define xer_ca  env->xer[2]
#define xer_cmp env->xer[1]
715
#define xer_bc  env->xer[0]
bellard's avatar
bellard committed
716

717
/* SPR definitions */
718
719
720
721
722
723
724
725
#define SPR_MQ           (0x000)
#define SPR_XER          (0x001)
#define SPR_601_VRTCU    (0x004)
#define SPR_601_VRTCL    (0x005)
#define SPR_601_UDECR    (0x006)
#define SPR_LR           (0x008)
#define SPR_CTR          (0x009)
#define SPR_DSISR        (0x012)
726
#define SPR_DAR          (0x013) /* DAE for PowerPC 601 */
727
728
729
730
731
732
#define SPR_601_RTCU     (0x014)
#define SPR_601_RTCL     (0x015)
#define SPR_DECR         (0x016)
#define SPR_SDR1         (0x019)
#define SPR_SRR0         (0x01A)
#define SPR_SRR1         (0x01B)
733
#define SPR_AMR          (0x01D)
734
735
#define SPR_BOOKE_PID    (0x030)
#define SPR_BOOKE_DECAR  (0x036)
736
737
#define SPR_BOOKE_CSRR0  (0x03A)
#define SPR_BOOKE_CSRR1  (0x03B)
738
739
#define SPR_BOOKE_DEAR   (0x03D)
#define SPR_BOOKE_ESR    (0x03E)
740
#define SPR_BOOKE_IVPR   (0x03F)
741
742
743
#define SPR_8xx_EIE      (0x050)
#define SPR_8xx_EID      (0x051)
#define SPR_8xx_NRE      (0x052)
744
#define SPR_CTRL         (0x088)
745
746
747
748
749
750
751
752
#define SPR_58x_CMPA     (0x090)
#define SPR_58x_CMPB     (0x091)
#define SPR_58x_CMPC     (0x092)
#define SPR_58x_CMPD     (0x093)
#define SPR_58x_ICR      (0x094)
#define SPR_58x_DER      (0x094)
#define SPR_58x_COUNTA   (0x096)
#define SPR_58x_COUNTB   (0x097)
753
#define SPR_UCTRL        (0x098)
754
755
756
757
758
759
760
761
762
763
#define SPR_58x_CMPE     (0x098)
#define SPR_58x_CMPF     (0x099)
#define SPR_58x_CMPG     (0x09A)
#define SPR_58x_CMPH     (0x09B)
#define SPR_58x_LCTRL1   (0x09C)
#define SPR_58x_LCTRL2   (0x09D)
#define SPR_58x_ICTRL    (0x09E)
#define SPR_58x_BAR      (0x09F)
#define SPR_VRSAVE       (0x100)
#define SPR_USPRG0       (0x100)
764
765
766
#define SPR_USPRG1       (0x101)
#define SPR_USPRG2       (0x102)
#define SPR_USPRG3       (0x103)
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
#define SPR_USPRG4       (0x104)
#define SPR_USPRG5       (0x105)
#define SPR_USPRG6       (0x106)
#define SPR_USPRG7       (0x107)
#define SPR_VTBL         (0x10C)
#define SPR_VTBU         (0x10D)
#define SPR_SPRG0        (0x110)
#define SPR_SPRG1        (0x111)
#define SPR_SPRG2        (0x112)
#define SPR_SPRG3        (0x113)
#define SPR_SPRG4        (0x114)
#define SPR_SCOMC        (0x114)
#define SPR_SPRG5        (0x115)
#define SPR_SCOMD        (0x115)
#define SPR_SPRG6        (0x116)
#define SPR_SPRG7        (0x117)
#define SPR_ASR          (0x118)
#define SPR_EAR          (0x11A)
#define SPR_TBL          (0x11C)
#define SPR_TBU          (0x11D)
787
#define SPR_TBU40        (0x11E)
788
789
790
791
792
793
#define SPR_SVR          (0x11E)
#define SPR_BOOKE_PIR    (0x11E)
#define SPR_PVR          (0x11F)
#define SPR_HSPRG0       (0x130)
#define SPR_BOOKE_DBSR   (0x130)
#define SPR_HSPRG1       (0x131)
794
795
#define SPR_HDSISR       (0x132)
#define SPR_HDAR         (0x133)
796
797
#define SPR_BOOKE_DBCR0  (0x134)
#define SPR_IBCR         (0x135)
798
#define SPR_PURR         (0x135)
799
800
801
802
803
804
805
806
807
808
#define SPR_BOOKE_DBCR1  (0x135)
#define SPR_DBCR         (0x136)
#define SPR_HDEC         (0x136)
#define SPR_BOOKE_DBCR2  (0x136)
#define SPR_HIOR         (0x137)
#define SPR_MBAR         (0x137)
#define SPR_RMOR         (0x138)
#define SPR_BOOKE_IAC1   (0x138)
#define SPR_HRMOR        (0x139)
#define SPR_BOOKE_IAC2   (0x139)
809
#define SPR_HSRR0        (0x13A)
810
#define SPR_BOOKE_IAC3   (0x13A)
811
#define SPR_HSRR1        (0x13B)
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
#define SPR_BOOKE_IAC4   (0x13B)
#define SPR_LPCR         (0x13C)
#define SPR_BOOKE_DAC1   (0x13C)
#define SPR_LPIDR        (0x13D)
#define SPR_DABR2        (0x13D)
#define SPR_BOOKE_DAC2   (0x13D)
#define SPR_BOOKE_DVC1   (0x13E)
#define SPR_BOOKE_DVC2   (0x13F)
#define SPR_BOOKE_TSR    (0x150)
#define SPR_BOOKE_TCR    (0x154)
#define SPR_BOOKE_IVOR0  (0x190)
#define SPR_BOOKE_IVOR1  (0x191)
#define SPR_BOOKE_IVOR2  (0x192)
#define SPR_BOOKE_IVOR3  (0x193)
#define SPR_BOOKE_IVOR4  (0x194)
#define SPR_BOOKE_IVOR5  (0x195)
#define SPR_BOOKE_IVOR6  (0x196)
#define SPR_BOOKE_IVOR7  (0x197)
#define SPR_BOOKE_IVOR8  (0x198)
#define SPR_BOOKE_IVOR9  (0x199)
#define SPR_BOOKE_IVOR10 (0x19A)
#define SPR_BOOKE_IVOR11 (0x19B)
#define SPR_BOOKE_IVOR12 (0x19C)
#define SPR_BOOKE_IVOR13 (0x19D)
#define SPR_BOOKE_IVOR14 (0x19E)
#define SPR_BOOKE_IVOR15 (0x19F)
838
#define SPR_BOOKE_SPEFSCR (0x200)
839
840
#define SPR_E500_BBEAR   (0x201)
#define SPR_E500_BBTAR   (0x202)
841
842
#define SPR_ATBL         (0x20E)
#define SPR_ATBU         (0x20F)
843
#define SPR_IBAT0U       (0x210)
844
#define SPR_BOOKE_IVOR32 (0x210)
845
#define SPR_IBAT0L       (0x211)
846
#define SPR_BOOKE_IVOR33 (0x211)
847
#define SPR_IBAT1U       (0x212)
848
#define SPR_BOOKE_IVOR34 (0x212)
849
#define SPR_IBAT1L       (0x213)
850
#define SPR_BOOKE_IVOR35 (0x213)
851
#define SPR_IBAT2U       (0x214)
852
#define SPR_BOOKE_IVOR36 (0x214)
853
854
#define SPR_IBAT2L       (0x215)
#define SPR_E500_L1CFG0  (0x215)
855
#define SPR_BOOKE_IVOR37 (0x215)
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
#define SPR_IBAT3U       (0x216)
#define SPR_E500_L1CFG1  (0x216)
#define SPR_IBAT3L       (0x217)
#define SPR_DBAT0U       (0x218)
#define SPR_DBAT0L       (0x219)
#define SPR_DBAT1U       (0x21A)
#define SPR_DBAT1L       (0x21B)
#define SPR_DBAT2U       (0x21C)
#define SPR_DBAT2L       (0x21D)
#define SPR_DBAT3U       (0x21E)
#define SPR_DBAT3L       (0x21F)
#define SPR_IBAT4U       (0x230)
#define SPR_IBAT4L       (0x231)
#define SPR_IBAT5U       (0x232)
#define SPR_IBAT5L       (0x233)
#define SPR_IBAT6U       (0x234)
#define SPR_IBAT6L       (0x235)
#define SPR_IBAT7U       (0x236)
#define SPR_IBAT7L       (0x237)
#define SPR_DBAT4U       (0x238)
#define SPR_DBAT4L       (0x239)
#define SPR_DBAT5U       (0x23A)
878
#define SPR_BOOKE_MCSRR0 (0x23A)
879
#define SPR_DBAT5L       (0x23B)
880
#define SPR_BOOKE_MCSRR1 (0x23B)
881
#define SPR_DBAT6U       (0x23C)
882
#define SPR_BOOKE_MCSR   (0x23C)
883
884
885
#define SPR_DBAT6L       (0x23D)
#define SPR_E500_MCAR    (0x23D)
#define SPR_DBAT7U       (0x23E)
886
#define SPR_BOOKE_DSRR0  (0x23E)
887
#define SPR_DBAT7L       (0x23F)
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
#define SPR_BOOKE_DSRR1  (0x23F)
#define SPR_BOOKE_SPRG8  (0x25C)
#define SPR_BOOKE_SPRG9  (0x25D)
#define SPR_BOOKE_MAS0   (0x270)
#define SPR_BOOKE_MAS1   (0x271)
#define SPR_BOOKE_MAS2   (0x272)
#define SPR_BOOKE_MAS3   (0x273)
#define SPR_BOOKE_MAS4   (0x274)
#define SPR_BOOKE_MAS6   (0x276)
#define SPR_BOOKE_PID1   (0x279)
#define SPR_BOOKE_PID2   (0x27A)
#define SPR_BOOKE_TLB0CFG (0x2B0)
#define SPR_BOOKE_TLB1CFG (0x2B1)
#define SPR_BOOKE_TLB2CFG (0x2B2)
#define SPR_BOOKE_TLB3CFG (0x2B3)
#define SPR_BOOKE_EPR    (0x2BE)
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
#define SPR_PERF0        (0x300)
#define SPR_PERF1        (0x301)
#define SPR_PERF2        (0x302)
#define SPR_PERF3        (0x303)
#define SPR_PERF4        (0x304)
#define SPR_PERF5        (0x305)
#define SPR_PERF6        (0x306)
#define SPR_PERF7        (0x307)
#define SPR_PERF8        (0x308)
#define SPR_PERF9        (0x309)
#define SPR_PERFA        (0x30A)
#define SPR_PERFB        (0x30B)
#define SPR_PERFC        (0x30C)
#define SPR_PERFD        (0x30D)
#define SPR_PERFE        (0x30E)
#define SPR_PERFF        (0x30F)
#define SPR_UPERF0       (0x310)
#define SPR_UPERF1       (0x311)
#define SPR_UPERF2       (0x312)
#define SPR_UPERF3       (0x313)
#define SPR_UPERF4       (0x314)
#define SPR_UPERF5       (0x315)
#define SPR_UPERF6       (0x316)
#define SPR_UPERF7       (0x317)
#define SPR_UPERF8       (0x318)
#define SPR_UPERF9       (0x319)
#define SPR_UPERFA       (0x31A)
#define SPR_UPERFB       (0x31B)
#define SPR_UPERFC       (0x31C)
#define SPR_UPERFD       (0x31D)
#define SPR_UPERFE       (0x31E)
#define SPR_UPERFF       (0x31F)
936
937
938
939
#define SPR_440_INV0     (0x370)
#define SPR_440_INV1     (0x371)
#define SPR_440_INV2     (0x372)
#define SPR_440_INV3     (0x373)
940
941
942
943
#define SPR_440_ITV0     (0x374)
#define SPR_440_ITV1     (0x375)
#define SPR_440_ITV2     (0x376)
#define SPR_440_ITV3     (0x377)
944
945
#define SPR_440_CCR1     (0x378)
#define SPR_DCRIPR       (0x37B)
946
#define SPR_PPR          (0x380)
947
948
949
950
#define SPR_440_DNV0     (0x390)
#define SPR_440_DNV1     (0x391)
#define SPR_440_DNV2     (0x392)
#define SPR_440_DNV3     (0x393)
951
952
953
954
#define SPR_440_DTV0     (0x394)
#define SPR_440_DTV1     (0x395)
#define SPR_440_DTV2     (0x396)
#define SPR_440_DTV3     (0x397)
955
956
957
#define SPR_440_DVLIM    (0x398)
#define SPR_440_IVLIM    (0x399)
#define SPR_440_RSTCFG   (0x39B)
958
959
960
961
#define SPR_BOOKE_DCDBTRL (0x39C)
#define SPR_BOOKE_DCDBTRH (0x39D)
#define SPR_BOOKE_ICDBTRL (0x39E)
#define SPR_BOOKE_ICDBTRH (0x39F)
962
963
964
965
#define SPR_UMMCR2       (0x3A0)
#define SPR_UPMC5        (0x3A1)
#define SPR_UPMC6        (0x3A2)
#define SPR_UBAMR        (0x3A7)
966
967
968
#define SPR_UMMCR0       (0x3A8)
#define SPR_UPMC1        (0x3A9)
#define SPR_UPMC2        (0x3AA)
969
#define SPR_USIAR        (0x3AB)
970
971
972
973
974
#define SPR_UMMCR1       (0x3AC)
#define SPR_UPMC3        (0x3AD)
#define SPR_UPMC4        (0x3AE)
#define SPR_USDA         (0x3AF)
#define SPR_40x_ZPR      (0x3B0)
975
#define SPR_BOOKE_MAS7   (0x3B0)
976
977
978
#define SPR_620_PMR0     (0x3B0)
#define SPR_MMCR2        (0x3B0)
#define SPR_PMC5         (0x3B1)
979
#define SPR_40x_PID      (0x3B1)
980
981
#define SPR_620_PMR1     (0x3B1)
#define SPR_PMC6         (0x3B2)
982
#define SPR_440_MMUCR    (0x3B2)
983
#define SPR_620_PMR2     (0x3B2)
984
#define SPR_4xx_CCR0     (0x3B3)
985
#define SPR_BOOKE_EPLC   (0x3B3)
986
#define SPR_620_PMR3     (0x3B3)
987
#define SPR_405_IAC3     (0x3B4)
988
#define SPR_BOOKE_EPSC   (0x3B4)
989
#define SPR_620_PMR4     (0x3B4)
990
#define SPR_405_IAC4     (0x3B5)
991
#define SPR_620_PMR5     (0x3B5)
992
#define SPR_405_DVC1     (0x3B6)
993
#define SPR_620_PMR6     (0x3B6)
994
#define SPR_405_DVC2     (0x3B7)
995
996
#define SPR_620_PMR7     (0x3B7)
#define SPR_BAMR         (0x3B7)
997
#define SPR_MMCR0        (0x3B8)
998
#define SPR_620_PMR8     (0x3B8)
999
1000
#define SPR_PMC1         (0x3B9)
#define SPR_40x_SGR      (0x3B9)
1001
#define SPR_620_PMR9     (0x3B9)
1002
1003
#define SPR_PMC2         (0x3BA)
#define SPR_40x_DCWR     (0x3BA)
1004
1005
#define SPR_620_PMRA     (0x3BA)
#define SPR_SIAR         (0x3BB)
1006
#define SPR_405_SLER     (0x3BB)
1007
#define SPR_620_PMRB     (0x3BB)
1008
1009
#define SPR_MMCR1        (0x3BC)
#define SPR_405_SU0R     (0x3BC)
1010
1011
#define SPR_620_PMRC     (0x3BC)
#define SPR_401_SKR      (0x3BC)
1012
1013
#define SPR_PMC3         (0x3BD)
#define SPR_405_DBCR1    (0x3BD)
1014
#define SPR_620_PMRD     (0x3BD)
1015
#define SPR_PMC4         (0x3BE)
1016
#define SPR_620_PMRE     (0x3BE)
1017
#define SPR_SDA          (0x3BF)
1018
#define SPR_620_PMRF     (0x3BF)
1019
1020
1021
1022
1023
1024
#define SPR_403_VTBL     (0x3CC)
#define SPR_403_VTBU     (0x3CD)
#define SPR_DMISS        (0x3D0)
#define SPR_DCMP         (0x3D1)
#define SPR_HASH1        (0x3D2)
#define SPR_HASH2        (0x3D3)
1025
#define SPR_BOOKE_ICDBDR (0x3D3)
1026
#define SPR_TLBMISS      (0x3D4)
1027
1028
#define SPR_IMISS        (0x3D4)
#define SPR_40x_ESR      (0x3D4)
1029
#define SPR_PTEHI        (0x3D5)
1030
1031
#define SPR_ICMP         (0x3D5)
#define SPR_40x_DEAR     (0x3D5)
1032
#define SPR_PTELO        (0x3D6)
1033
1034
#define SPR_RPA          (0x3D6)
#define SPR_40x_EVPR     (0x3D6)
1035
#define SPR_L3PM         (0x3D7)
1036
#define SPR_403_CDBCR    (0x3D7)
1037
#define SPR_L3OHCR       (0x3D8)
1038
1039
1040
1041
#define SPR_TCR          (0x3D8)
#define SPR_40x_TSR      (0x3D8)
#define SPR_IBR          (0x3DA)
#define SPR_40x_TCR      (0x3DA)
1042
#define SPR_ESASRR       (0x3DB)
1043
1044
1045
1046
1047
1048
1049
#define SPR_40x_PIT      (0x3DB)
#define SPR_403_TBL      (0x3DC)
#define SPR_403_TBU      (0x3DD)
#define SPR_SEBR         (0x3DE)
#define SPR_40x_SRR2     (0x3DE)
#define SPR_SER          (0x3DF)
#define SPR_40x_SRR3     (0x3DF)
1050
1051
1052
1053
#define SPR_L3ITCR0      (0x3E8)
#define SPR_L3ITCR1      (0x3E9)
#define SPR_L3ITCR2      (0x3EA)
#define SPR_L3ITCR3      (0x3EB)
1054
1055
1056
1057
1058
1059
1060
#define SPR_HID0         (0x3F0)
#define SPR_40x_DBSR     (0x3F0)
#define SPR_HID1         (0x3F1)
#define SPR_IABR         (0x3F2)
#define SPR_40x_DBCR0    (0x3F2)
#define SPR_601_HID2     (0x3F2)
#define SPR_E500_L1CSR0  (0x3F2)
1061
#define SPR_ICTRL        (0x3F3)
1062
1063
1064
#define SPR_HID2         (0x3F3)
#define SPR_E500_L1CSR1  (0x3F3)
#define SPR_440_DBDR     (0x3F3)
1065
#define SPR_LDSTDB       (0x3F4)
1066
#define SPR_40x_IAC1     (0x3F4)
1067
#define SPR_MMUCSR0      (0x3F4)
1068
#define SPR_DABR         (0x3F5)
1069
#define DABR_MASK (~(target_ulong)0x7)
1070
1071
1072
1073
#define SPR_E500_BUCSR   (0x3F5)
#define SPR_40x_IAC2     (0x3F5)
#define SPR_601_HID5     (0x3F5)
#define SPR_40x_DAC1     (0x3F6)
1074
#define SPR_MSSCR0       (0x3F6)
1075
#define SPR_970_HID5     (0x3F6)
1076
#define SPR_MSSSR0       (0x3F7)
1077
#define SPR_DABRX        (0x3F7)
1078
#define SPR_40x_DAC2     (0x3F7)
1079
#define SPR_MMUCFG       (0x3F7)
1080
1081
#define SPR_LDSTCR       (0x3F8)
#define SPR_L2PMCR       (0x3F8)
1082
#define SPR_750_HID2     (0x3F8)
1083
#define SPR_620_HID8     (0x3F8)
1084
#define SPR_L2CR         (0x3F9)
1085
1086
#define SPR_620_HID9     (0x3F9)
#define SPR_L3CR         (0x3FA)
1087
1088
1089
1090
1091
1092
1093
1094
1095
#define SPR_IABR2        (0x3FA)
#define SPR_40x_DCCR     (0x3FA)
#define SPR_ICTC         (0x3FB)
#define SPR_40x_ICCR     (0x3FB)
#define SPR_THRM1        (0x3FC)
#define SPR_403_PBL1     (0x3FC)
#define SPR_SP           (0x3FD)
#define SPR_THRM2        (0x3FD)
#define SPR_403_PBU1     (0x3FD)
1096
#define SPR_604_HID13    (0x3FD)
1097
1098
1099
1100
1101
1102
1103
#define SPR_LT           (0x3FE)
#define SPR_THRM3        (0x3FE)
#define SPR_FPECR        (0x3FE)
#define SPR_403_PBL2     (0x3FE)
#define SPR_PIR          (0x3FF)
#define SPR_403_PBU2     (0x3FF)
#define SPR_601_HID15    (0x3FF)
1104
#define SPR_604_HID15    (0x3FF)
1105
#define SPR_E500_SVR     (0x3FF)
bellard's avatar
bellard committed
1106

1107
/*****************************************************************************/
1108
1109
1110
/* Memory access type :
 * may be needed for precise access rights control and precise exceptions.
 */
bellard's avatar
bellard committed
1111
enum {
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
    /* 1 bit to define user level / supervisor access */
    ACCESS_USER  = 0x00,
    ACCESS_SUPER = 0x01,
    /* Type of instruction that generated the access */
    ACCESS_CODE  = 0x10, /* Code fetch access                */
    ACCESS_INT   = 0x20, /* Integer load/store access        */
    ACCESS_FLOAT = 0x30, /* floating point load/store access */
    ACCESS_RES   = 0x40, /* load/store with reservation      */
    ACCESS_EXT   = 0x50, /* external access                  */
    ACCESS_CACHE = 0x60, /* Cache manipulation               */
};

1124
1125
1126
/* Hardware interruption sources:
 * all those exception can be raised simulteaneously
 */
1127
1128
1129
/* Input pins definitions */
enum {
    /* 6xx bus input pins */
1130
1131
1132
1133
1134
1135
1136
1137
1138
    PPC6xx_INPUT_HRESET     = 0,
    PPC6xx_INPUT_SRESET     = 1,
    PPC6xx_INPUT_CKSTP_IN   = 2,
    PPC6xx_INPUT_MCP        = 3,
    PPC6xx_INPUT_SMI        = 4,
    PPC6xx_INPUT_INT        = 5,
};

enum {
1139
    /* Embedded PowerPC input pins */
1140
1141
1142
1143
1144
1145
1146
1147
1148
    PPCBookE_INPUT_HRESET     = 0,
    PPCBookE_INPUT_SRESET     = 1,
    PPCBookE_INPUT_CKSTP_IN   = 2,
    PPCBookE_INPUT_MCP        = 3,
    PPCBookE_INPUT_SMI        = 4,
    PPCBookE_INPUT_INT        = 5,
    PPCBookE_INPUT_CINT       = 6,
};

1149
enum {
1150
1151
1152
1153
1154
1155
1156
1157
1158
    /* PowerPC 40x input pins */
    PPC40x_INPUT_RESET_CORE = 0,
    PPC40x_INPUT_RESET_CHIP = 1,
    PPC40x_INPUT_RESET_SYS  = 2,
    PPC40x_INPUT_CINT       = 3,
    PPC40x_INPUT_INT        = 4,
    PPC40x_INPUT_HALT       = 5,
    PPC40x_INPUT_DEBUG      = 6,
    PPC40x_INPUT_NB,
1159
1160
};

j_mayer's avatar
j_mayer committed
1161
#if defined(TARGET_PPC64)
1162
1163
1164
1165
1166
1167
1168
1169