helper.c 13 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/*
 *  sparc helpers
 * 
 *  Copyright (c) 2003 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
20 21 22 23 24 25 26 27 28 29
#include <stdarg.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <inttypes.h>
#include <signal.h>
#include <assert.h>

#include "cpu.h"
#include "exec-all.h"
30

bellard's avatar
bellard committed
31 32
//#define DEBUG_PCALL
//#define DEBUG_MMU
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

/* Sparc MMU emulation */

/* thread support */

spinlock_t global_cpu_lock = SPIN_LOCK_UNLOCKED;

void cpu_lock(void)
{
    spin_lock(&global_cpu_lock);
}

void cpu_unlock(void)
{
    spin_unlock(&global_cpu_lock);
}

bellard's avatar
bellard committed
50 51 52 53 54
#if defined(CONFIG_USER_ONLY) 

int cpu_sparc_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
                               int is_user, int is_softmmu)
{
bellard's avatar
bellard committed
55 56 57 58
    if (rw & 2)
        env->exception_index = TT_TFAULT;
    else
        env->exception_index = TT_DFAULT;
bellard's avatar
bellard committed
59 60 61 62
    return 1;
}

#else
63

bellard's avatar
bellard committed
64
#ifndef TARGET_SPARC64
65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
static const int access_table[8][8] = {
    { 0, 0, 0, 0, 2, 0, 3, 3 },
    { 0, 0, 0, 0, 2, 0, 0, 0 },
    { 2, 2, 0, 0, 0, 2, 3, 3 },
    { 2, 2, 0, 0, 0, 2, 0, 0 },
    { 2, 0, 2, 0, 2, 2, 3, 3 },
    { 2, 0, 2, 0, 2, 0, 2, 0 },
    { 2, 2, 2, 0, 2, 2, 3, 3 },
    { 2, 2, 2, 0, 2, 2, 2, 0 }
};

/* 1 = write OK */
static const int rw_table[2][8] = {
    { 0, 1, 0, 1, 0, 1, 0, 1 },
    { 0, 1, 0, 1, 0, 0, 0, 0 }
};

82 83
int get_physical_address (CPUState *env, target_phys_addr_t *physical, int *prot,
			  int *access_index, target_ulong address, int rw,
bellard's avatar
bellard committed
84
			  int is_user)
85
{
bellard's avatar
bellard committed
86 87
    int access_perms = 0;
    target_phys_addr_t pde_ptr;
88 89
    uint32_t pde;
    target_ulong virt_addr;
bellard's avatar
bellard committed
90 91
    int error_code = 0, is_dirty;
    unsigned long page_offset;
92 93 94

    virt_addr = address & TARGET_PAGE_MASK;
    if ((env->mmuregs[0] & MMU_E) == 0) { /* MMU disabled */
bellard's avatar
bellard committed
95 96 97
	*physical = address;
        *prot = PAGE_READ | PAGE_WRITE;
        return 0;
98 99
    }

bellard's avatar
bellard committed
100
    *access_index = ((rw & 1) << 2) | (rw & 2) | (is_user? 0 : 1);
bellard's avatar
bellard committed
101
    *physical = 0xfffff000;
bellard's avatar
bellard committed
102

103 104
    /* SPARC reference MMU table walk: Context table->L1->L2->PTE */
    /* Context base + context number */
bellard's avatar
bellard committed
105
    pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2);
bellard's avatar
bellard committed
106
    pde = ldl_phys(pde_ptr);
107 108 109

    /* Ctx pde */
    switch (pde & PTE_ENTRYTYPE_MASK) {
bellard's avatar
bellard committed
110
    default:
111
    case 0: /* Invalid */
bellard's avatar
bellard committed
112
	return 1 << 2;
bellard's avatar
bellard committed
113
    case 2: /* L0 PTE, maybe should not happen? */
114
    case 3: /* Reserved */
bellard's avatar
bellard committed
115
        return 4 << 2;
bellard's avatar
bellard committed
116 117
    case 1: /* L0 PDE */
	pde_ptr = ((address >> 22) & ~3) + ((pde & ~3) << 4);
bellard's avatar
bellard committed
118
        pde = ldl_phys(pde_ptr);
119 120

	switch (pde & PTE_ENTRYTYPE_MASK) {
bellard's avatar
bellard committed
121
	default:
122
	case 0: /* Invalid */
bellard's avatar
bellard committed
123
	    return (1 << 8) | (1 << 2);
124
	case 3: /* Reserved */
bellard's avatar
bellard committed
125
	    return (1 << 8) | (4 << 2);
bellard's avatar
bellard committed
126 127
	case 1: /* L1 PDE */
	    pde_ptr = ((address & 0xfc0000) >> 16) + ((pde & ~3) << 4);
bellard's avatar
bellard committed
128
            pde = ldl_phys(pde_ptr);
129 130

	    switch (pde & PTE_ENTRYTYPE_MASK) {
bellard's avatar
bellard committed
131
	    default:
132
	    case 0: /* Invalid */
bellard's avatar
bellard committed
133
		return (2 << 8) | (1 << 2);
134
	    case 3: /* Reserved */
bellard's avatar
bellard committed
135
		return (2 << 8) | (4 << 2);
bellard's avatar
bellard committed
136 137
	    case 1: /* L2 PDE */
		pde_ptr = ((address & 0x3f000) >> 10) + ((pde & ~3) << 4);
bellard's avatar
bellard committed
138
                pde = ldl_phys(pde_ptr);
139 140

		switch (pde & PTE_ENTRYTYPE_MASK) {
bellard's avatar
bellard committed
141
		default:
142
		case 0: /* Invalid */
bellard's avatar
bellard committed
143
		    return (3 << 8) | (1 << 2);
144 145
		case 1: /* PDE, should not happen */
		case 3: /* Reserved */
bellard's avatar
bellard committed
146
		    return (3 << 8) | (4 << 2);
147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163
		case 2: /* L3 PTE */
		    virt_addr = address & TARGET_PAGE_MASK;
		    page_offset = (address & TARGET_PAGE_MASK) & (TARGET_PAGE_SIZE - 1);
		}
		break;
	    case 2: /* L2 PTE */
		virt_addr = address & ~0x3ffff;
		page_offset = address & 0x3ffff;
	    }
	    break;
	case 2: /* L1 PTE */
	    virt_addr = address & ~0xffffff;
	    page_offset = address & 0xffffff;
	}
    }

    /* update page modified and dirty bits */
bellard's avatar
bellard committed
164
    is_dirty = (rw & 1) && !(pde & PG_MODIFIED_MASK);
165 166 167 168
    if (!(pde & PG_ACCESSED_MASK) || is_dirty) {
	pde |= PG_ACCESSED_MASK;
	if (is_dirty)
	    pde |= PG_MODIFIED_MASK;
bellard's avatar
bellard committed
169
        stl_phys_notdirty(pde_ptr, pde);
170 171 172
    }
    /* check access */
    access_perms = (pde & PTE_ACCESS_MASK) >> PTE_ACCESS_SHIFT;
bellard's avatar
bellard committed
173
    error_code = access_table[*access_index][access_perms];
bellard's avatar
bellard committed
174
    if (error_code && !(env->mmuregs[0] & MMU_NF))
bellard's avatar
bellard committed
175
	return error_code;
176 177

    /* the page can be put in the TLB */
bellard's avatar
bellard committed
178
    *prot = PAGE_READ;
179 180 181 182
    if (pde & PG_MODIFIED_MASK) {
        /* only set write access if already dirty... otherwise wait
           for dirty access */
	if (rw_table[is_user][access_perms])
bellard's avatar
bellard committed
183
	        *prot |= PAGE_WRITE;
184 185 186 187
    }

    /* Even if large ptes, we map only one 4KB page in the cache to
       avoid filling it too fast */
bellard's avatar
bellard committed
188
    *physical = ((pde & PTE_ADDR_MASK) << 4) + page_offset;
bellard's avatar
bellard committed
189
    return error_code;
bellard's avatar
bellard committed
190 191 192
}

/* Perform address translation */
193
int cpu_sparc_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
bellard's avatar
bellard committed
194 195
                              int is_user, int is_softmmu)
{
196 197
    target_ulong virt_addr;
    target_phys_addr_t paddr;
bellard's avatar
bellard committed
198 199
    unsigned long vaddr;
    int error_code = 0, prot, ret = 0, access_index;
200

bellard's avatar
bellard committed
201 202 203 204 205 206 207
    error_code = get_physical_address(env, &paddr, &prot, &access_index, address, rw, is_user);
    if (error_code == 0) {
	virt_addr = address & TARGET_PAGE_MASK;
	vaddr = virt_addr + ((address & TARGET_PAGE_MASK) & (TARGET_PAGE_SIZE - 1));
	ret = tlb_set_page(env, vaddr, paddr, prot, is_user, is_softmmu);
	return ret;
    }
208 209 210

    if (env->mmuregs[3]) /* Fault status register */
	env->mmuregs[3] = 1; /* overflow (not read before another fault) */
bellard's avatar
bellard committed
211
    env->mmuregs[3] |= (access_index << 5) | error_code | 2;
212 213
    env->mmuregs[4] = address; /* Fault address register */

bellard's avatar
bellard committed
214
    if ((env->mmuregs[0] & MMU_NF) || env->psret == 0)  {
bellard's avatar
bellard committed
215 216 217 218
        // No fault mode: if a mapping is available, just override
        // permissions. If no mapping is available, redirect accesses to
        // neverland. Fake/overridden mappings will be flushed when
        // switching to normal mode.
bellard's avatar
bellard committed
219 220 221 222 223 224 225 226 227 228
	vaddr = address & TARGET_PAGE_MASK;
        prot = PAGE_READ | PAGE_WRITE;
        ret = tlb_set_page(env, vaddr, paddr, prot, is_user, is_softmmu);
	return ret;
    } else {
        if (rw & 2)
            env->exception_index = TT_TFAULT;
        else
            env->exception_index = TT_DFAULT;
        return 1;
bellard's avatar
bellard committed
229
    }
230
}
bellard's avatar
bellard committed
231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360
#else
static int get_physical_address_data(CPUState *env, target_phys_addr_t *physical, int *prot,
			  int *access_index, target_ulong address, int rw,
			  int is_user)
{
    target_ulong mask;
    unsigned int i;

    if ((env->lsu & DMMU_E) == 0) { /* DMMU disabled */
	*physical = address & 0xffffffff;
	*prot = PAGE_READ | PAGE_WRITE;
        return 0;
    }

    for (i = 0; i < 64; i++) {
	if ((env->dtlb_tte[i] & 0x8000000000000000ULL) != 0) {
	    switch (env->dtlb_tte[i] >> 60) {
	    default:
	    case 0x4: // 8k
		mask = 0xffffffffffffe000ULL;
		break;
	    case 0x5: // 64k
		mask = 0xffffffffffff0000ULL;
		break;
	    case 0x6: // 512k
		mask = 0xfffffffffff80000ULL;
		break;
	    case 0x7: // 4M
		mask = 0xffffffffffc00000ULL;
		break;
	    }
	    // ctx match, vaddr match?
	    if (env->dmmuregs[1] == (env->dtlb_tag[i] & 0x1fff) &&
		(address & mask) == (env->dtlb_tag[i] & ~0x1fffULL)) {
		// access ok?
		if (((env->dtlb_tte[i] & 0x4) && !(env->pstate & PS_PRIV)) ||
		    (!(env->dtlb_tte[i] & 0x2) && (rw == 1))) {
		    env->exception_index = TT_DFAULT;
		    return 1;
		}
		*physical = env->dtlb_tte[i] & 0xffffe000;
		*prot = PAGE_READ;
		if (env->dtlb_tte[i] & 0x2)
		    *prot |= PAGE_WRITE;
		return 0;
	    }
	}
    }
    env->exception_index = TT_DFAULT;
    return 1;
}

static int get_physical_address_code(CPUState *env, target_phys_addr_t *physical, int *prot,
			  int *access_index, target_ulong address, int rw,
			  int is_user)
{
    target_ulong mask;
    unsigned int i;

    if ((env->lsu & IMMU_E) == 0) { /* IMMU disabled */
	*physical = address & 0xffffffff;
	*prot = PAGE_READ;
        return 0;
    }
    for (i = 0; i < 64; i++) {
	if ((env->itlb_tte[i] & 0x8000000000000000ULL) != 0) {
	    switch (env->itlb_tte[i] >> 60) {
	    default:
	    case 0x4: // 8k
		mask = 0xffffffffffffe000ULL;
		break;
	    case 0x5: // 64k
		mask = 0xffffffffffff0000ULL;
		break;
	    case 0x6: // 512k
		mask = 0xfffffffffff80000ULL;
		break;
	    case 0x7: // 4M
		mask = 0xffffffffffc00000ULL;
		break;
	    }
	    // ctx match, vaddr match?
	    if (env->immuregs[1] == (env->itlb_tag[i] & 0x1fff) &&
		(address & mask) == (env->itlb_tag[i] & ~0x1fffULL)) {
		// access ok?
		if ((env->itlb_tte[i] & 0x4) && !(env->pstate & PS_PRIV)) {
		    env->exception_index = TT_TFAULT;
		    return 1;
		}
		*physical = env->itlb_tte[i] & 0xffffe000;
		*prot = PAGE_READ;
		return 0;
	    }
	}
    }
    env->exception_index = TT_TFAULT;
    return 1;
}

int get_physical_address(CPUState *env, target_phys_addr_t *physical, int *prot,
			  int *access_index, target_ulong address, int rw,
			  int is_user)
{
    if (rw == 2)
	return get_physical_address_code(env, physical, prot, access_index, address, rw, is_user);
    else
	return get_physical_address_data(env, physical, prot, access_index, address, rw, is_user);
}

/* Perform address translation */
int cpu_sparc_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
                              int is_user, int is_softmmu)
{
    target_ulong virt_addr;
    target_phys_addr_t paddr;
    unsigned long vaddr;
    int error_code = 0, prot, ret = 0, access_index;

    error_code = get_physical_address(env, &paddr, &prot, &access_index, address, rw, is_user);
    if (error_code == 0) {
	virt_addr = address & TARGET_PAGE_MASK;
	vaddr = virt_addr + ((address & TARGET_PAGE_MASK) & (TARGET_PAGE_SIZE - 1));
	ret = tlb_set_page(env, vaddr, paddr, prot, is_user, is_softmmu);
	return ret;
    }
    // XXX
    return 1;
}

#endif
bellard's avatar
bellard committed
361
#endif
362

363
void memcpy32(target_ulong *dst, const target_ulong *src)
364 365 366 367 368 369 370 371 372 373 374
{
    dst[0] = src[0];
    dst[1] = src[1];
    dst[2] = src[2];
    dst[3] = src[3];
    dst[4] = src[4];
    dst[5] = src[5];
    dst[6] = src[6];
    dst[7] = src[7];
}

375 376
#if !defined(TARGET_SPARC64)
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev)
bellard's avatar
bellard committed
377 378 379 380 381
{
    target_phys_addr_t pde_ptr;
    uint32_t pde;

    /* Context base + context number */
bellard's avatar
bellard committed
382
    pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2);
bellard's avatar
bellard committed
383 384
    pde = ldl_phys(pde_ptr);

bellard's avatar
bellard committed
385 386 387 388 389 390 391 392 393 394
    switch (pde & PTE_ENTRYTYPE_MASK) {
    default:
    case 0: /* Invalid */
    case 2: /* PTE, maybe should not happen? */
    case 3: /* Reserved */
	return 0;
    case 1: /* L1 PDE */
	if (mmulev == 3)
	    return pde;
	pde_ptr = ((address >> 22) & ~3) + ((pde & ~3) << 4);
bellard's avatar
bellard committed
395
        pde = ldl_phys(pde_ptr);
bellard's avatar
bellard committed
396 397 398 399 400 401 402 403 404 405 406 407

	switch (pde & PTE_ENTRYTYPE_MASK) {
	default:
	case 0: /* Invalid */
	case 3: /* Reserved */
	    return 0;
	case 2: /* L1 PTE */
	    return pde;
	case 1: /* L2 PDE */
	    if (mmulev == 2)
		return pde;
	    pde_ptr = ((address & 0xfc0000) >> 16) + ((pde & ~3) << 4);
bellard's avatar
bellard committed
408
            pde = ldl_phys(pde_ptr);
bellard's avatar
bellard committed
409 410 411 412 413 414 415 416 417 418 419 420

	    switch (pde & PTE_ENTRYTYPE_MASK) {
	    default:
	    case 0: /* Invalid */
	    case 3: /* Reserved */
		return 0;
	    case 2: /* L2 PTE */
		return pde;
	    case 1: /* L3 PDE */
		if (mmulev == 1)
		    return pde;
		pde_ptr = ((address & 0x3f000) >> 10) + ((pde & ~3) << 4);
bellard's avatar
bellard committed
421
                pde = ldl_phys(pde_ptr);
bellard's avatar
bellard committed
422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437

		switch (pde & PTE_ENTRYTYPE_MASK) {
		default:
		case 0: /* Invalid */
		case 1: /* PDE, should not happen */
		case 3: /* Reserved */
		    return 0;
		case 2: /* L3 PTE */
		    return pde;
		}
	    }
	}
    }
    return 0;
}

bellard's avatar
bellard committed
438
#ifdef DEBUG_MMU
439
void dump_mmu(CPUState *env)
bellard's avatar
bellard committed
440
{
441 442 443
     target_ulong va, va1, va2;
     unsigned int n, m, o;
     target_phys_addr_t pde_ptr, pa;
bellard's avatar
bellard committed
444 445 446
    uint32_t pde;

    printf("MMU dump:\n");
bellard's avatar
bellard committed
447
    pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2);
bellard's avatar
bellard committed
448
    pde = ldl_phys(pde_ptr);
449
    printf("Root ptr: " TARGET_FMT_lx ", ctx: %d\n", env->mmuregs[1] << 4, env->mmuregs[2]);
bellard's avatar
bellard committed
450
    for (n = 0, va = 0; n < 256; n++, va += 16 * 1024 * 1024) {
451
	pde_ptr = mmu_probe(env, va, 2);
bellard's avatar
bellard committed
452 453
	if (pde_ptr) {
	    pa = cpu_get_phys_page_debug(env, va);
454
 	    printf("VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_lx " PDE: " TARGET_FMT_lx "\n", va, pa, pde_ptr);
bellard's avatar
bellard committed
455
	    for (m = 0, va1 = va; m < 64; m++, va1 += 256 * 1024) {
456
		pde_ptr = mmu_probe(env, va1, 1);
bellard's avatar
bellard committed
457 458
		if (pde_ptr) {
		    pa = cpu_get_phys_page_debug(env, va1);
459
 		    printf(" VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_lx " PDE: " TARGET_FMT_lx "\n", va1, pa, pde_ptr);
bellard's avatar
bellard committed
460
		    for (o = 0, va2 = va1; o < 64; o++, va2 += 4 * 1024) {
461
			pde_ptr = mmu_probe(env, va2, 0);
bellard's avatar
bellard committed
462 463
			if (pde_ptr) {
			    pa = cpu_get_phys_page_debug(env, va2);
464
 			    printf("  VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_lx " PTE: " TARGET_FMT_lx "\n", va2, pa, pde_ptr);
bellard's avatar
bellard committed
465 466 467 468 469 470 471 472
			}
		    }
		}
	    }
	}
    }
    printf("MMU dump ends\n");
}
bellard's avatar
bellard committed
473
#endif
bellard's avatar
bellard committed
474
#endif