cpu.h 18.9 KB
Newer Older
1
2
3
#ifndef CPU_SPARC_H
#define CPU_SPARC_H

4
#include "config.h"
5
#include "qemu-common.h"
6
7

#if !defined(TARGET_SPARC64)
bellard's avatar
bellard committed
8
#define TARGET_LONG_BITS 32
9
#define TARGET_FPREGS 32
bellard's avatar
bellard committed
10
#define TARGET_PAGE_BITS 12 /* 4k */
11
12
13
14
15
16
#define TARGET_PHYS_ADDR_SPACE_BITS 36
#define TARGET_VIRT_ADDR_SPACE_BITS 32
#else
#define TARGET_LONG_BITS 64
#define TARGET_FPREGS 64
#define TARGET_PAGE_BITS 13 /* 8k */
17
18
19
20
21
22
#define TARGET_PHYS_ADDR_SPACE_BITS 41
# ifdef TARGET_ABI32
#  define TARGET_VIRT_ADDR_SPACE_BITS 32
# else
#  define TARGET_VIRT_ADDR_SPACE_BITS 44
# endif
23
#endif
bellard's avatar
bellard committed
24

25
26
#define CPUState struct CPUSPARCState

27
28
#include "cpu-defs.h"

bellard's avatar
bellard committed
29
30
#include "softfloat.h"

31
32
#define TARGET_HAS_ICE 1

33
#if !defined(TARGET_SPARC64)
blueswir1's avatar
blueswir1 committed
34
#define ELF_MACHINE     EM_SPARC
35
#else
blueswir1's avatar
blueswir1 committed
36
#define ELF_MACHINE     EM_SPARCV9
37
38
#endif

39
40
/*#define EXCP_INTERRUPT 0x100*/

41
/* trap definitions */
bellard's avatar
bellard committed
42
#ifndef TARGET_SPARC64
bellard's avatar
bellard committed
43
#define TT_TFAULT   0x01
44
#define TT_ILL_INSN 0x02
45
#define TT_PRIV_INSN 0x03
bellard's avatar
bellard committed
46
#define TT_NFPU_INSN 0x04
47
#define TT_WIN_OVF  0x05
48
#define TT_WIN_UNF  0x06
49
#define TT_UNALIGNED 0x07
50
#define TT_FP_EXCP  0x08
bellard's avatar
bellard committed
51
#define TT_DFAULT   0x09
52
#define TT_TOVF     0x0a
bellard's avatar
bellard committed
53
#define TT_EXTINT   0x10
54
#define TT_CODE_ACCESS 0x21
blueswir1's avatar
blueswir1 committed
55
#define TT_UNIMP_FLUSH 0x25
56
#define TT_DATA_ACCESS 0x29
57
#define TT_DIV_ZERO 0x2a
58
#define TT_NCP_INSN 0x24
59
#define TT_TRAP     0x80
bellard's avatar
bellard committed
60
#else
61
#define TT_POWER_ON_RESET 0x01
bellard's avatar
bellard committed
62
#define TT_TFAULT   0x08
63
#define TT_CODE_ACCESS 0x0a
bellard's avatar
bellard committed
64
#define TT_ILL_INSN 0x10
blueswir1's avatar
blueswir1 committed
65
#define TT_UNIMP_FLUSH TT_ILL_INSN
bellard's avatar
bellard committed
66
67
68
#define TT_PRIV_INSN 0x11
#define TT_NFPU_INSN 0x20
#define TT_FP_EXCP  0x21
69
#define TT_TOVF     0x23
bellard's avatar
bellard committed
70
71
72
#define TT_CLRWIN   0x24
#define TT_DIV_ZERO 0x28
#define TT_DFAULT   0x30
73
#define TT_DATA_ACCESS 0x32
74
#define TT_UNALIGNED 0x34
bellard's avatar
bellard committed
75
#define TT_PRIV_ACT 0x37
bellard's avatar
bellard committed
76
#define TT_EXTINT   0x40
blueswir1's avatar
blueswir1 committed
77
#define TT_IVEC     0x60
blueswir1's avatar
blueswir1 committed
78
79
#define TT_TMISS    0x64
#define TT_DMISS    0x68
blueswir1's avatar
blueswir1 committed
80
#define TT_DPROT    0x6c
bellard's avatar
bellard committed
81
82
#define TT_SPILL    0x80
#define TT_FILL     0xc0
83
#define TT_WOTHER   (1 << 5)
bellard's avatar
bellard committed
84
85
#define TT_TRAP     0x100
#endif
86

blueswir1's avatar
blueswir1 committed
87
88
89
90
91
92
93
94
#define PSR_NEG_SHIFT 23
#define PSR_NEG   (1 << PSR_NEG_SHIFT)
#define PSR_ZERO_SHIFT 22
#define PSR_ZERO  (1 << PSR_ZERO_SHIFT)
#define PSR_OVF_SHIFT 21
#define PSR_OVF   (1 << PSR_OVF_SHIFT)
#define PSR_CARRY_SHIFT 20
#define PSR_CARRY (1 << PSR_CARRY_SHIFT)
95
#define PSR_ICC   (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY)
96
#if !defined(TARGET_SPARC64)
bellard's avatar
bellard committed
97
98
#define PSR_EF    (1<<12)
#define PSR_PIL   0xf00
99
100
101
102
#define PSR_S     (1<<7)
#define PSR_PS    (1<<6)
#define PSR_ET    (1<<5)
#define PSR_CWP   0x1f
103
#endif
104

105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
#define CC_SRC (env->cc_src)
#define CC_SRC2 (env->cc_src2)
#define CC_DST (env->cc_dst)
#define CC_OP  (env->cc_op)

enum {
    CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
    CC_OP_FLAGS,   /* all cc are back in status register */
    CC_OP_DIV,     /* modify N, Z and V, C = 0*/
    CC_OP_ADD,     /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_ADDX,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_TADD,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_TADDTV,  /* modify all flags except V, CC_DST = res, CC_SRC = src1 */
    CC_OP_SUB,     /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_SUBX,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_TSUB,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_TSUBTV,  /* modify all flags except V, CC_DST = res, CC_SRC = src1 */
    CC_OP_LOGIC,   /* modify N and Z, C = V = 0, CC_DST = res */
    CC_OP_NB,
};

126
127
128
/* Trap base register */
#define TBR_BASE_MASK 0xfffff000

bellard's avatar
bellard committed
129
#if defined(TARGET_SPARC64)
130
131
132
133
134
#define PS_TCT   (1<<12) /* UA2007, impl.dep. trap on control transfer */
#define PS_IG    (1<<11) /* v9, zero on UA2007 */
#define PS_MG    (1<<10) /* v9, zero on UA2007 */
#define PS_CLE   (1<<9) /* UA2007 */
#define PS_TLE   (1<<8) /* UA2007 */
135
#define PS_RMO   (1<<7)
136
137
138
#define PS_RED   (1<<5) /* v9, zero on UA2007 */
#define PS_PEF   (1<<4) /* enable fpu */
#define PS_AM    (1<<3) /* address mask */
bellard's avatar
bellard committed
139
140
#define PS_PRIV  (1<<2)
#define PS_IE    (1<<1)
141
#define PS_AG    (1<<0) /* v9, zero on UA2007 */
bellard's avatar
bellard committed
142
143

#define FPRS_FEF (1<<2)
blueswir1's avatar
blueswir1 committed
144
145

#define HS_PRIV  (1<<2)
bellard's avatar
bellard committed
146
147
#endif

148
/* Fcc */
149
150
#define FSR_RD1        (1ULL << 31)
#define FSR_RD0        (1ULL << 30)
151
152
153
154
155
156
#define FSR_RD_MASK    (FSR_RD1 | FSR_RD0)
#define FSR_RD_NEAREST 0
#define FSR_RD_ZERO    FSR_RD0
#define FSR_RD_POS     FSR_RD1
#define FSR_RD_NEG     (FSR_RD1 | FSR_RD0)

157
158
159
160
161
#define FSR_NVM   (1ULL << 27)
#define FSR_OFM   (1ULL << 26)
#define FSR_UFM   (1ULL << 25)
#define FSR_DZM   (1ULL << 24)
#define FSR_NXM   (1ULL << 23)
162
163
#define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM)

164
165
166
167
168
#define FSR_NVA   (1ULL << 9)
#define FSR_OFA   (1ULL << 8)
#define FSR_UFA   (1ULL << 7)
#define FSR_DZA   (1ULL << 6)
#define FSR_NXA   (1ULL << 5)
169
170
#define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA)

171
172
173
174
175
#define FSR_NVC   (1ULL << 4)
#define FSR_OFC   (1ULL << 3)
#define FSR_UFC   (1ULL << 2)
#define FSR_DZC   (1ULL << 1)
#define FSR_NXC   (1ULL << 0)
176
177
#define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC)

178
179
180
#define FSR_FTT2   (1ULL << 16)
#define FSR_FTT1   (1ULL << 15)
#define FSR_FTT0   (1ULL << 14)
181
182
183
184
185
//gcc warns about constant overflow for ~FSR_FTT_MASK
//#define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0)
#ifdef TARGET_SPARC64
#define FSR_FTT_NMASK      0xfffffffffffe3fffULL
#define FSR_FTT_CEXC_NMASK 0xfffffffffffe3fe0ULL
186
187
188
#define FSR_LDFSR_OLDMASK  0x0000003f000fc000ULL
#define FSR_LDXFSR_MASK    0x0000003fcfc00fffULL
#define FSR_LDXFSR_OLDMASK 0x00000000000fc000ULL
189
190
191
#else
#define FSR_FTT_NMASK      0xfffe3fffULL
#define FSR_FTT_CEXC_NMASK 0xfffe3fe0ULL
192
#define FSR_LDFSR_OLDMASK  0x000fc000ULL
193
#endif
194
#define FSR_LDFSR_MASK     0xcfc00fffULL
195
196
197
198
#define FSR_FTT_IEEE_EXCP (1ULL << 14)
#define FSR_FTT_UNIMPFPOP (3ULL << 14)
#define FSR_FTT_SEQ_ERROR (4ULL << 14)
#define FSR_FTT_INVAL_FPR (6ULL << 14)
199

blueswir1's avatar
blueswir1 committed
200
#define FSR_FCC1_SHIFT 11
201
#define FSR_FCC1  (1ULL << FSR_FCC1_SHIFT)
blueswir1's avatar
blueswir1 committed
202
#define FSR_FCC0_SHIFT 10
203
#define FSR_FCC0  (1ULL << FSR_FCC0_SHIFT)
204
205

/* MMU */
blueswir1's avatar
blueswir1 committed
206
207
#define MMU_E     (1<<0)
#define MMU_NF    (1<<1)
208
209
210
211

#define PTE_ENTRYTYPE_MASK 3
#define PTE_ACCESS_MASK    0x1c
#define PTE_ACCESS_SHIFT   2
bellard's avatar
bellard committed
212
#define PTE_PPN_SHIFT      7
213
214
#define PTE_ADDR_MASK      0xffffff00

blueswir1's avatar
blueswir1 committed
215
216
#define PG_ACCESSED_BIT 5
#define PG_MODIFIED_BIT 6
217
218
219
220
221
222
#define PG_CACHE_BIT    7

#define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)
#define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT)
#define PG_CACHE_MASK    (1 << PG_CACHE_BIT)

223
224
225
/* 3 <= NWINDOWS <= 32. */
#define MIN_NWINDOWS 3
#define MAX_NWINDOWS 32
226

blueswir1's avatar
blueswir1 committed
227
#if !defined(TARGET_SPARC64)
228
#define NB_MMU_MODES 2
blueswir1's avatar
blueswir1 committed
229
#else
230
#define NB_MMU_MODES 6
231
232
233
234
235
236
typedef struct trap_state {
    uint64_t tpc;
    uint64_t tnpc;
    uint64_t tstate;
    uint32_t tt;
} trap_state;
blueswir1's avatar
blueswir1 committed
237
#endif
238

239
240
241
242
243
244
245
246
247
248
typedef struct sparc_def_t {
    const char *name;
    target_ulong iu_version;
    uint32_t fpu_version;
    uint32_t mmu_version;
    uint32_t mmu_bm;
    uint32_t mmu_ctpr_mask;
    uint32_t mmu_cxr_mask;
    uint32_t mmu_sfsr_mask;
    uint32_t mmu_trcr_mask;
249
    uint32_t mxcc_version;
250
251
252
253
254
    uint32_t features;
    uint32_t nwindows;
    uint32_t maxtl;
} sparc_def_t;

Fabien Chouteau's avatar
Fabien Chouteau committed
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
#define CPU_FEATURE_FLOAT        (1 << 0)
#define CPU_FEATURE_FLOAT128     (1 << 1)
#define CPU_FEATURE_SWAP         (1 << 2)
#define CPU_FEATURE_MUL          (1 << 3)
#define CPU_FEATURE_DIV          (1 << 4)
#define CPU_FEATURE_FLUSH        (1 << 5)
#define CPU_FEATURE_FSQRT        (1 << 6)
#define CPU_FEATURE_FMUL         (1 << 7)
#define CPU_FEATURE_VIS1         (1 << 8)
#define CPU_FEATURE_VIS2         (1 << 9)
#define CPU_FEATURE_FSMULD       (1 << 10)
#define CPU_FEATURE_HYPV         (1 << 11)
#define CPU_FEATURE_CMT          (1 << 12)
#define CPU_FEATURE_GL           (1 << 13)
#define CPU_FEATURE_TA0_SHUTDOWN (1 << 14) /* Shutdown on "ta 0x0" */
270
#define CPU_FEATURE_ASR17        (1 << 15)
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
#ifndef TARGET_SPARC64
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP |  \
                              CPU_FEATURE_MUL | CPU_FEATURE_DIV |     \
                              CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \
                              CPU_FEATURE_FMUL | CPU_FEATURE_FSMULD)
#else
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP |  \
                              CPU_FEATURE_MUL | CPU_FEATURE_DIV |     \
                              CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \
                              CPU_FEATURE_FMUL | CPU_FEATURE_VIS1 |   \
                              CPU_FEATURE_VIS2 | CPU_FEATURE_FSMULD)
enum {
    mmu_us_12, // Ultrasparc < III (64 entry TLB)
    mmu_us_3,  // Ultrasparc III (512 entry TLB)
    mmu_us_4,  // Ultrasparc IV (several TLBs, 32 and 256MB pages)
    mmu_sun4v, // T1, T2
};
#endif

290
291
292
#define TTE_VALID_BIT       (1ULL << 63)
#define TTE_USED_BIT        (1ULL << 41)
#define TTE_LOCKED_BIT      (1ULL <<  6)
293
#define TTE_GLOBAL_BIT      (1ULL <<  0)
294
295
296
297

#define TTE_IS_VALID(tte)   ((tte) & TTE_VALID_BIT)
#define TTE_IS_USED(tte)    ((tte) & TTE_USED_BIT)
#define TTE_IS_LOCKED(tte)  ((tte) & TTE_LOCKED_BIT)
298
#define TTE_IS_GLOBAL(tte)  ((tte) & TTE_GLOBAL_BIT)
299
300
301
302

#define TTE_SET_USED(tte)   ((tte) |= TTE_USED_BIT)
#define TTE_SET_UNUSED(tte) ((tte) &= ~TTE_USED_BIT)

303
304
305
306
307
typedef struct SparcTLBEntry {
    uint64_t tag;
    uint64_t tte;
} SparcTLBEntry;

308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
struct CPUTimer
{
    const char *name;
    uint32_t    frequency;
    uint32_t    disabled;
    uint64_t    disabled_mask;
    int64_t     clock_offset;
    struct QEMUTimer  *qtimer;
};

typedef struct CPUTimer CPUTimer;

struct QEMUFile;
void cpu_put_timer(struct QEMUFile *f, CPUTimer *s);
void cpu_get_timer(struct QEMUFile *f, CPUTimer *s);

324
typedef struct CPUSPARCState {
325
326
327
328
329
    target_ulong gregs[8]; /* general registers */
    target_ulong *regwptr; /* pointer to current register window */
    target_ulong pc;       /* program counter */
    target_ulong npc;      /* next program counter */
    target_ulong y;        /* multiply/divide register */
330
331

    /* emulator internal flags handling */
332
    target_ulong cc_src, cc_src2;
333
    target_ulong cc_dst;
334
    uint32_t cc_op;
335

bellard's avatar
bellard committed
336
337
338
339
    target_ulong t0, t1; /* temporaries live across basic blocks */
    target_ulong cond; /* conditional branch result (XXX: save it in a
                          temporary register when possible) */

340
    uint32_t psr;      /* processor state register */
bellard's avatar
bellard committed
341
    target_ulong fsr;      /* FPU state register */
bellard's avatar
bellard committed
342
    float32 fpr[TARGET_FPREGS];  /* floating point registers */
343
344
    uint32_t cwp;      /* index of current register window (extracted
                          from PSR) */
345
#if !defined(TARGET_SPARC64) || defined(TARGET_ABI32)
346
    uint32_t wim;      /* window invalid mask */
347
#endif
bellard's avatar
bellard committed
348
    target_ulong tbr;  /* trap base register */
349
#if !defined(TARGET_SPARC64)
350
351
352
    int      psrs;     /* supervisor mode (extracted from PSR) */
    int      psrps;    /* previous supervisor mode */
    int      psret;    /* enable traps */
353
#endif
blueswir1's avatar
blueswir1 committed
354
355
    uint32_t psrpil;   /* interrupt blocking level */
    uint32_t pil_in;   /* incoming interrupt level bitmap */
356
#if !defined(TARGET_SPARC64)
bellard's avatar
bellard committed
357
    int      psref;    /* enable fpu */
358
#endif
blueswir1's avatar
blueswir1 committed
359
    target_ulong version;
360
    int interrupt_index;
361
    uint32_t nwindows;
362
    /* NOTE: we allow 8 more registers to handle wrapping */
363
    target_ulong regbase[MAX_NWINDOWS * 16 + 8];
bellard's avatar
bellard committed
364

365
366
    CPU_COMMON

367
    /* MMU regs */
bellard's avatar
bellard committed
368
369
370
371
#if defined(TARGET_SPARC64)
    uint64_t lsu;
#define DMMU_E 0x8
#define IMMU_E 0x4
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
    //typedef struct SparcMMU
    union {
        uint64_t immuregs[16];
        struct {
            uint64_t tsb_tag_target;
            uint64_t unused_mmu_primary_context;   // use DMMU
            uint64_t unused_mmu_secondary_context; // use DMMU
            uint64_t sfsr;
            uint64_t sfar;
            uint64_t tsb;
            uint64_t tag_access;
        } immu;
    };
    union {
        uint64_t dmmuregs[16];
        struct {
            uint64_t tsb_tag_target;
            uint64_t mmu_primary_context;
            uint64_t mmu_secondary_context;
            uint64_t sfsr;
            uint64_t sfar;
            uint64_t tsb;
            uint64_t tag_access;
        } dmmu;
    };
    SparcTLBEntry itlb[64];
    SparcTLBEntry dtlb[64];
399
    uint32_t mmu_version;
bellard's avatar
bellard committed
400
#else
401
    uint32_t mmuregs[32];
402
403
    uint64_t mxccdata[4];
    uint64_t mxccregs[8];
404
    uint64_t mmubpregs[4];
405
    uint64_t prom_addr;
bellard's avatar
bellard committed
406
#endif
407
    /* temporary float registers */
bellard's avatar
bellard committed
408
    float64 dt0, dt1;
409
    float128 qt0, qt1;
bellard's avatar
bellard committed
410
    float_status fp_status;
411
#if defined(TARGET_SPARC64)
412
413
414
#define MAXTL_MAX 8
#define MAXTL_MASK (MAXTL_MAX - 1)
    trap_state ts[MAXTL_MAX];
blueswir1's avatar
blueswir1 committed
415
    uint32_t xcc;               /* Extended integer condition codes */
bellard's avatar
bellard committed
416
417
418
    uint32_t asi;
    uint32_t pstate;
    uint32_t tl;
419
    uint32_t maxtl;
bellard's avatar
bellard committed
420
    uint32_t cansave, canrestore, otherwin, wstate, cleanwin;
bellard's avatar
bellard committed
421
422
423
424
    uint64_t agregs[8]; /* alternate general registers */
    uint64_t bgregs[8]; /* backup for normal global registers */
    uint64_t igregs[8]; /* interrupt general registers */
    uint64_t mgregs[8]; /* mmu general registers */
bellard's avatar
bellard committed
425
    uint64_t fprs;
bellard's avatar
bellard committed
426
    uint64_t tick_cmpr, stick_cmpr;
427
    CPUTimer *tick, *stick;
428
429
#define TICK_NPT_MASK        0x8000000000000000ULL
#define TICK_INT_DIS         0x8000000000000000ULL
bellard's avatar
bellard committed
430
    uint64_t gsr;
blueswir1's avatar
blueswir1 committed
431
432
    uint32_t gl; // UA2005
    /* UA 2005 hyperprivileged registers */
433
    uint64_t hpstate, htstate[MAXTL_MAX], hintp, htba, hver, hstick_cmpr, ssr;
434
    CPUTimer *hstick; // UA 2005
435
    uint32_t softint;
436
437
#define SOFTINT_TIMER   1
#define SOFTINT_STIMER  (1 << 16)
438
439
#define SOFTINT_INTRMASK (0xFFFE)
#define SOFTINT_REG_MASK (SOFTINT_STIMER|SOFTINT_INTRMASK|SOFTINT_TIMER)
bellard's avatar
bellard committed
440
#endif
441
    sparc_def_t *def;
Fabien Chouteau's avatar
Fabien Chouteau committed
442
443
444
445
446
447

    void *irq_manager;
    void (*qemu_irq_ack) (void *irq_manager, int intno);

    /* Leon3 cache control */
    uint32_t cache_control;
448
} CPUSPARCState;
blueswir1's avatar
blueswir1 committed
449

450
#ifndef NO_CPU_IO_DEFS
blueswir1's avatar
blueswir1 committed
451
/* helper.c */
452
CPUSPARCState *cpu_sparc_init(const char *cpu_model);
blueswir1's avatar
blueswir1 committed
453
void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu);
454
void sparc_cpu_list(FILE *f, fprintf_function cpu_fprintf);
455
456
int cpu_sparc_handle_mmu_fault(CPUSPARCState *env1, target_ulong address, int rw,
                               int mmu_idx, int is_softmmu);
457
#define cpu_handle_mmu_fault cpu_sparc_handle_mmu_fault
458
target_ulong mmu_probe(CPUSPARCState *env, target_ulong address, int mmulev);
459
void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUState *env);
blueswir1's avatar
blueswir1 committed
460
461
462
463
464
465

/* translate.c */
void gen_intermediate_code_init(CPUSPARCState *env);

/* cpu-exec.c */
int cpu_sparc_exec(CPUSPARCState *s);
466

467
468
469
470
471
472
473
474
/* op_helper.c */
target_ulong cpu_get_psr(CPUState *env1);
void cpu_put_psr(CPUState *env1, target_ulong val);
#ifdef TARGET_SPARC64
target_ulong cpu_get_ccr(CPUState *env1);
void cpu_put_ccr(CPUState *env1, target_ulong val);
target_ulong cpu_get_cwp64(CPUState *env1);
void cpu_put_cwp64(CPUState *env1, int cwp);
475
#endif
476
477
478
int cpu_cwp_inc(CPUState *env1, int cwp);
int cpu_cwp_dec(CPUState *env1, int cwp);
void cpu_set_cwp(CPUState *env1, int new_cwp);
479

Fabien Chouteau's avatar
Fabien Chouteau committed
480
481
void leon3_cache_control_int(void);

482
483
/* sun4m.c, sun4u.c */
void cpu_check_irqs(CPUSPARCState *env);
484

485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
#if defined (TARGET_SPARC64)

static inline int compare_masked(uint64_t x, uint64_t y, uint64_t mask)
{
    return (x & mask) == (y & mask);
}

#define MMU_CONTEXT_BITS 13
#define MMU_CONTEXT_MASK ((1 << MMU_CONTEXT_BITS) - 1)

static inline int tlb_compare_context(const SparcTLBEntry *tlb,
                                      uint64_t context)
{
    return compare_masked(context, tlb->tag, MMU_CONTEXT_MASK);
}

blueswir1's avatar
blueswir1 committed
501
#endif
bellard's avatar
bellard committed
502
503
#endif

blueswir1's avatar
blueswir1 committed
504
/* cpu-exec.c */
Paul Brook's avatar
Paul Brook committed
505
#if !defined(CONFIG_USER_ONLY)
506
void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
507
                          int is_asi, int size);
508
509
510
target_phys_addr_t cpu_get_phys_page_nofault(CPUState *env, target_ulong addr,
                                           int mmu_idx);

Paul Brook's avatar
Paul Brook committed
511
#endif
512
int cpu_sparc_signal_handler(int host_signum, void *pinfo, void *puc);
513

514
515
516
517
#define cpu_init cpu_sparc_init
#define cpu_exec cpu_sparc_exec
#define cpu_gen_code cpu_sparc_gen_code
#define cpu_signal_handler cpu_sparc_signal_handler
j_mayer's avatar
j_mayer committed
518
#define cpu_list sparc_cpu_list
519

520
#define CPU_SAVE_VERSION 6
521

522
/* MMU modes definitions */
523
524
#if defined (TARGET_SPARC64)
#define MMU_USER_IDX   0
blueswir1's avatar
blueswir1 committed
525
#define MMU_MODE0_SUFFIX _user
526
527
528
529
530
531
532
533
534
535
536
#define MMU_USER_SECONDARY_IDX   1
#define MMU_MODE1_SUFFIX _user_secondary
#define MMU_KERNEL_IDX 2
#define MMU_MODE2_SUFFIX _kernel
#define MMU_KERNEL_SECONDARY_IDX 3
#define MMU_MODE3_SUFFIX _kernel_secondary
#define MMU_NUCLEUS_IDX 4
#define MMU_MODE4_SUFFIX _nucleus
#define MMU_HYPV_IDX   5
#define MMU_MODE5_SUFFIX _hypv
#else
537
#define MMU_USER_IDX   0
538
#define MMU_MODE0_SUFFIX _user
539
#define MMU_KERNEL_IDX 1
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
#define MMU_MODE1_SUFFIX _kernel
#endif

#if defined (TARGET_SPARC64)
static inline int cpu_has_hypervisor(CPUState *env1)
{
    return env1->def->features & CPU_FEATURE_HYPV;
}

static inline int cpu_hypervisor_mode(CPUState *env1)
{
    return cpu_has_hypervisor(env1) && (env1->hpstate & HS_PRIV);
}

static inline int cpu_supervisor_mode(CPUState *env1)
{
    return env1->pstate & PS_PRIV;
}
558
#endif
559

blueswir1's avatar
blueswir1 committed
560
static inline int cpu_mmu_index(CPUState *env1)
561
{
blueswir1's avatar
blueswir1 committed
562
#if defined(CONFIG_USER_ONLY)
563
    return MMU_USER_IDX;
blueswir1's avatar
blueswir1 committed
564
#elif !defined(TARGET_SPARC64)
blueswir1's avatar
blueswir1 committed
565
    return env1->psrs;
blueswir1's avatar
blueswir1 committed
566
#else
567
568
569
    if (env1->tl > 0) {
        return MMU_NUCLEUS_IDX;
    } else if (cpu_hypervisor_mode(env1)) {
570
        return MMU_HYPV_IDX;
571
572
573
574
575
    } else if (cpu_supervisor_mode(env1)) {
        return MMU_KERNEL_IDX;
    } else {
        return MMU_USER_IDX;
    }
blueswir1's avatar
blueswir1 committed
576
577
578
#endif
}

579
580
581
582
583
584
585
586
587
588
589
590
591
static inline int cpu_interrupts_enabled(CPUState *env1)
{
#if !defined (TARGET_SPARC64)
    if (env1->psret != 0)
        return 1;
#else
    if (env1->pstate & PS_IE)
        return 1;
#endif

    return 0;
}

592
593
594
595
596
597
598
599
600
601
static inline int cpu_pil_allowed(CPUState *env1, int pil)
{
#if !defined(TARGET_SPARC64)
    /* level 15 is non-maskable on sparc v8 */
    return pil == 15 || pil > env1->psrpil;
#else
    return pil > env1->psrpil;
#endif
}

blueswir1's avatar
blueswir1 committed
602
static inline int cpu_fpu_enabled(CPUState *env1)
blueswir1's avatar
blueswir1 committed
603
604
605
606
{
#if defined(CONFIG_USER_ONLY)
    return 1;
#elif !defined(TARGET_SPARC64)
blueswir1's avatar
blueswir1 committed
607
    return env1->psref;
blueswir1's avatar
blueswir1 committed
608
#else
blueswir1's avatar
blueswir1 committed
609
    return ((env1->pstate & PS_PEF) != 0) && ((env1->fprs & FPRS_FEF) != 0);
blueswir1's avatar
blueswir1 committed
610
#endif
611
612
}

613
614
615
#if defined(CONFIG_USER_ONLY)
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
{
pbrook's avatar
pbrook committed
616
    if (newsp)
617
618
619
620
621
622
623
624
        env->regwptr[22] = newsp;
    env->regwptr[0] = 0;
    /* FIXME: Do we also need to clear CF?  */
    /* XXXXX */
    printf ("HELPME: %s:%d\n", __FILE__, __LINE__);
}
#endif

625
626
#include "cpu-all.h"

blueswir1's avatar
blueswir1 committed
627
628
#ifdef TARGET_SPARC64
/* sun4u.c */
629
630
631
void cpu_tick_set_count(CPUTimer *timer, uint64_t count);
uint64_t cpu_tick_get_count(CPUTimer *timer);
void cpu_tick_set_limit(CPUTimer *timer, uint64_t limit);
632
trap_state* cpu_tsptr(CPUState* env);
blueswir1's avatar
blueswir1 committed
633
634
#endif

635
636
637
638
639
640
641
static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
                                        target_ulong *cs_base, int *flags)
{
    *pc = env->pc;
    *cs_base = env->npc;
#ifdef TARGET_SPARC64
    // AM . Combined FPU enable bits . PRIV . DMMU enabled . IMMU enabled
642
643
644
645
646
647
648
    *flags = ((env->pstate & PS_AM) << 2)          /* 5 */
        | (((env->pstate & PS_PEF) >> 1)           /* 3 */
        | ((env->fprs & FPRS_FEF) << 2))           /* 4 */
        | (env->pstate & PS_PRIV)                  /* 2 */
        | ((env->lsu & (DMMU_E | IMMU_E)) >> 2)    /* 1, 0 */
        | ((env->tl & 0xff) << 8)
        | (env->dmmu.mmu_primary_context << 16);   /* 16... */
649
650
651
652
653
654
#else
    // FPU enable . Supervisor
    *flags = (env->psref << 4) | env->psrs;
#endif
}

655
#endif