translate.c 282 KB
Newer Older
bellard's avatar
bellard committed
1
2
/*
 *  MIPS32 emulation for qemu: main translation routines.
3
 *
bellard's avatar
bellard committed
4
 *  Copyright (c) 2004-2005 Jocelyn Mayer
bellard's avatar
bellard committed
5
 *  Copyright (c) 2006 Marius Groeger (FPU operations)
ths's avatar
ths committed
6
 *  Copyright (c) 2006 Thiemo Seufer (MIPS32R2 support)
7
 *  Copyright (c) 2009 CodeSourcery (MIPS16 support)
bellard's avatar
bellard committed
8
9
10
11
12
13
14
15
16
17
18
19
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
20
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
bellard's avatar
bellard committed
21
22
23
24
25
26
27
28
29
30
31
 */

#include <stdarg.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <inttypes.h>

#include "cpu.h"
#include "exec-all.h"
#include "disas.h"
bellard's avatar
bellard committed
32
#include "tcg-op.h"
33
#include "qemu-common.h"
bellard's avatar
bellard committed
34

pbrook's avatar
pbrook committed
35
36
37
38
#include "helper.h"
#define GEN_HELPER 1
#include "helper.h"

39
//#define MIPS_DEBUG_DISAS
40
//#define MIPS_DEBUG_SIGN_EXTENSIONS
bellard's avatar
bellard committed
41

42
43
/* MIPS major opcodes */
#define MASK_OP_MAJOR(op)  (op & (0x3F << 26))
44
45
46

enum {
    /* indirect opcode tables */
47
48
49
50
51
52
53
54
    OPC_SPECIAL  = (0x00 << 26),
    OPC_REGIMM   = (0x01 << 26),
    OPC_CP0      = (0x10 << 26),
    OPC_CP1      = (0x11 << 26),
    OPC_CP2      = (0x12 << 26),
    OPC_CP3      = (0x13 << 26),
    OPC_SPECIAL2 = (0x1C << 26),
    OPC_SPECIAL3 = (0x1F << 26),
55
    /* arithmetic with immediate */
56
57
58
59
    OPC_ADDI     = (0x08 << 26),
    OPC_ADDIU    = (0x09 << 26),
    OPC_SLTI     = (0x0A << 26),
    OPC_SLTIU    = (0x0B << 26),
60
    /* logic with immediate */
61
62
63
64
    OPC_ANDI     = (0x0C << 26),
    OPC_ORI      = (0x0D << 26),
    OPC_XORI     = (0x0E << 26),
    OPC_LUI      = (0x0F << 26),
65
    /* arithmetic with immediate */
66
67
    OPC_DADDI    = (0x18 << 26),
    OPC_DADDIU   = (0x19 << 26),
68
    /* Jump and branches */
69
70
71
72
73
74
75
76
77
78
79
    OPC_J        = (0x02 << 26),
    OPC_JAL      = (0x03 << 26),
    OPC_BEQ      = (0x04 << 26),  /* Unconditional if rs = rt = 0 (B) */
    OPC_BEQL     = (0x14 << 26),
    OPC_BNE      = (0x05 << 26),
    OPC_BNEL     = (0x15 << 26),
    OPC_BLEZ     = (0x06 << 26),
    OPC_BLEZL    = (0x16 << 26),
    OPC_BGTZ     = (0x07 << 26),
    OPC_BGTZL    = (0x17 << 26),
    OPC_JALX     = (0x1D << 26),  /* MIPS 16 only */
80
    /* Load and stores */
81
82
83
84
85
86
    OPC_LDL      = (0x1A << 26),
    OPC_LDR      = (0x1B << 26),
    OPC_LB       = (0x20 << 26),
    OPC_LH       = (0x21 << 26),
    OPC_LWL      = (0x22 << 26),
    OPC_LW       = (0x23 << 26),
87
    OPC_LWPC     = OPC_LW | 0x5,
88
89
90
91
92
93
94
95
96
97
98
99
100
101
    OPC_LBU      = (0x24 << 26),
    OPC_LHU      = (0x25 << 26),
    OPC_LWR      = (0x26 << 26),
    OPC_LWU      = (0x27 << 26),
    OPC_SB       = (0x28 << 26),
    OPC_SH       = (0x29 << 26),
    OPC_SWL      = (0x2A << 26),
    OPC_SW       = (0x2B << 26),
    OPC_SDL      = (0x2C << 26),
    OPC_SDR      = (0x2D << 26),
    OPC_SWR      = (0x2E << 26),
    OPC_LL       = (0x30 << 26),
    OPC_LLD      = (0x34 << 26),
    OPC_LD       = (0x37 << 26),
102
    OPC_LDPC     = OPC_LD | 0x5,
103
104
105
    OPC_SC       = (0x38 << 26),
    OPC_SCD      = (0x3C << 26),
    OPC_SD       = (0x3F << 26),
106
    /* Floating point load/store */
107
108
109
110
111
112
113
114
115
116
    OPC_LWC1     = (0x31 << 26),
    OPC_LWC2     = (0x32 << 26),
    OPC_LDC1     = (0x35 << 26),
    OPC_LDC2     = (0x36 << 26),
    OPC_SWC1     = (0x39 << 26),
    OPC_SWC2     = (0x3A << 26),
    OPC_SDC1     = (0x3D << 26),
    OPC_SDC2     = (0x3E << 26),
    /* MDMX ASE specific */
    OPC_MDMX     = (0x1E << 26),
117
    /* Cache and prefetch */
118
119
120
121
    OPC_CACHE    = (0x2F << 26),
    OPC_PREF     = (0x33 << 26),
    /* Reserved major opcode */
    OPC_MAJOR3B_RESERVED = (0x3B << 26),
122
123
124
};

/* MIPS special opcodes */
125
126
#define MASK_SPECIAL(op)   MASK_OP_MAJOR(op) | (op & 0x3F)

127
128
enum {
    /* Shifts */
129
    OPC_SLL      = 0x00 | OPC_SPECIAL,
130
131
    /* NOP is SLL r0, r0, 0   */
    /* SSNOP is SLL r0, r0, 1 */
132
133
    /* EHB is SLL r0, r0, 3 */
    OPC_SRL      = 0x02 | OPC_SPECIAL, /* also ROTR */
134
    OPC_ROTR     = OPC_SRL | (1 << 21),
135
136
    OPC_SRA      = 0x03 | OPC_SPECIAL,
    OPC_SLLV     = 0x04 | OPC_SPECIAL,
137
    OPC_SRLV     = 0x06 | OPC_SPECIAL, /* also ROTRV */
138
    OPC_ROTRV    = OPC_SRLV | (1 << 6),
139
140
141
    OPC_SRAV     = 0x07 | OPC_SPECIAL,
    OPC_DSLLV    = 0x14 | OPC_SPECIAL,
    OPC_DSRLV    = 0x16 | OPC_SPECIAL, /* also DROTRV */
142
    OPC_DROTRV   = OPC_DSRLV | (1 << 6),
143
144
145
    OPC_DSRAV    = 0x17 | OPC_SPECIAL,
    OPC_DSLL     = 0x38 | OPC_SPECIAL,
    OPC_DSRL     = 0x3A | OPC_SPECIAL, /* also DROTR */
146
    OPC_DROTR    = OPC_DSRL | (1 << 21),
147
148
149
    OPC_DSRA     = 0x3B | OPC_SPECIAL,
    OPC_DSLL32   = 0x3C | OPC_SPECIAL,
    OPC_DSRL32   = 0x3E | OPC_SPECIAL, /* also DROTR32 */
150
    OPC_DROTR32  = OPC_DSRL32 | (1 << 21),
151
    OPC_DSRA32   = 0x3F | OPC_SPECIAL,
152
    /* Multiplication / division */
153
154
155
156
157
158
159
160
    OPC_MULT     = 0x18 | OPC_SPECIAL,
    OPC_MULTU    = 0x19 | OPC_SPECIAL,
    OPC_DIV      = 0x1A | OPC_SPECIAL,
    OPC_DIVU     = 0x1B | OPC_SPECIAL,
    OPC_DMULT    = 0x1C | OPC_SPECIAL,
    OPC_DMULTU   = 0x1D | OPC_SPECIAL,
    OPC_DDIV     = 0x1E | OPC_SPECIAL,
    OPC_DDIVU    = 0x1F | OPC_SPECIAL,
161
    /* 2 registers arithmetic / logic */
162
163
164
165
166
167
168
169
170
171
172
173
174
175
    OPC_ADD      = 0x20 | OPC_SPECIAL,
    OPC_ADDU     = 0x21 | OPC_SPECIAL,
    OPC_SUB      = 0x22 | OPC_SPECIAL,
    OPC_SUBU     = 0x23 | OPC_SPECIAL,
    OPC_AND      = 0x24 | OPC_SPECIAL,
    OPC_OR       = 0x25 | OPC_SPECIAL,
    OPC_XOR      = 0x26 | OPC_SPECIAL,
    OPC_NOR      = 0x27 | OPC_SPECIAL,
    OPC_SLT      = 0x2A | OPC_SPECIAL,
    OPC_SLTU     = 0x2B | OPC_SPECIAL,
    OPC_DADD     = 0x2C | OPC_SPECIAL,
    OPC_DADDU    = 0x2D | OPC_SPECIAL,
    OPC_DSUB     = 0x2E | OPC_SPECIAL,
    OPC_DSUBU    = 0x2F | OPC_SPECIAL,
176
    /* Jumps */
177
178
    OPC_JR       = 0x08 | OPC_SPECIAL, /* Also JR.HB */
    OPC_JALR     = 0x09 | OPC_SPECIAL, /* Also JALR.HB */
179
    OPC_JALRC    = OPC_JALR | (0x5 << 6),
180
    /* Traps */
181
182
183
184
185
186
    OPC_TGE      = 0x30 | OPC_SPECIAL,
    OPC_TGEU     = 0x31 | OPC_SPECIAL,
    OPC_TLT      = 0x32 | OPC_SPECIAL,
    OPC_TLTU     = 0x33 | OPC_SPECIAL,
    OPC_TEQ      = 0x34 | OPC_SPECIAL,
    OPC_TNE      = 0x36 | OPC_SPECIAL,
187
    /* HI / LO registers load & stores */
188
189
190
191
    OPC_MFHI     = 0x10 | OPC_SPECIAL,
    OPC_MTHI     = 0x11 | OPC_SPECIAL,
    OPC_MFLO     = 0x12 | OPC_SPECIAL,
    OPC_MTLO     = 0x13 | OPC_SPECIAL,
192
    /* Conditional moves */
193
194
    OPC_MOVZ     = 0x0A | OPC_SPECIAL,
    OPC_MOVN     = 0x0B | OPC_SPECIAL,
195

196
    OPC_MOVCI    = 0x01 | OPC_SPECIAL,
197
198

    /* Special */
Stefan Weil's avatar
Stefan Weil committed
199
    OPC_PMON     = 0x05 | OPC_SPECIAL, /* unofficial */
200
201
    OPC_SYSCALL  = 0x0C | OPC_SPECIAL,
    OPC_BREAK    = 0x0D | OPC_SPECIAL,
Stefan Weil's avatar
Stefan Weil committed
202
    OPC_SPIM     = 0x0E | OPC_SPECIAL, /* unofficial */
203
204
205
206
207
208
209
210
211
212
213
    OPC_SYNC     = 0x0F | OPC_SPECIAL,

    OPC_SPECIAL15_RESERVED = 0x15 | OPC_SPECIAL,
    OPC_SPECIAL28_RESERVED = 0x28 | OPC_SPECIAL,
    OPC_SPECIAL29_RESERVED = 0x29 | OPC_SPECIAL,
    OPC_SPECIAL35_RESERVED = 0x35 | OPC_SPECIAL,
    OPC_SPECIAL37_RESERVED = 0x37 | OPC_SPECIAL,
    OPC_SPECIAL39_RESERVED = 0x39 | OPC_SPECIAL,
    OPC_SPECIAL3D_RESERVED = 0x3D | OPC_SPECIAL,
};

214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
/* Multiplication variants of the vr54xx. */
#define MASK_MUL_VR54XX(op)   MASK_SPECIAL(op) | (op & (0x1F << 6))

enum {
    OPC_VR54XX_MULS    = (0x03 << 6) | OPC_MULT,
    OPC_VR54XX_MULSU   = (0x03 << 6) | OPC_MULTU,
    OPC_VR54XX_MACC    = (0x05 << 6) | OPC_MULT,
    OPC_VR54XX_MACCU   = (0x05 << 6) | OPC_MULTU,
    OPC_VR54XX_MSAC    = (0x07 << 6) | OPC_MULT,
    OPC_VR54XX_MSACU   = (0x07 << 6) | OPC_MULTU,
    OPC_VR54XX_MULHI   = (0x09 << 6) | OPC_MULT,
    OPC_VR54XX_MULHIU  = (0x09 << 6) | OPC_MULTU,
    OPC_VR54XX_MULSHI  = (0x0B << 6) | OPC_MULT,
    OPC_VR54XX_MULSHIU = (0x0B << 6) | OPC_MULTU,
    OPC_VR54XX_MACCHI  = (0x0D << 6) | OPC_MULT,
    OPC_VR54XX_MACCHIU = (0x0D << 6) | OPC_MULTU,
    OPC_VR54XX_MSACHI  = (0x0F << 6) | OPC_MULT,
    OPC_VR54XX_MSACHIU = (0x0F << 6) | OPC_MULTU,
};

234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
/* REGIMM (rt field) opcodes */
#define MASK_REGIMM(op)    MASK_OP_MAJOR(op) | (op & (0x1F << 16))

enum {
    OPC_BLTZ     = (0x00 << 16) | OPC_REGIMM,
    OPC_BLTZL    = (0x02 << 16) | OPC_REGIMM,
    OPC_BGEZ     = (0x01 << 16) | OPC_REGIMM,
    OPC_BGEZL    = (0x03 << 16) | OPC_REGIMM,
    OPC_BLTZAL   = (0x10 << 16) | OPC_REGIMM,
    OPC_BLTZALL  = (0x12 << 16) | OPC_REGIMM,
    OPC_BGEZAL   = (0x11 << 16) | OPC_REGIMM,
    OPC_BGEZALL  = (0x13 << 16) | OPC_REGIMM,
    OPC_TGEI     = (0x08 << 16) | OPC_REGIMM,
    OPC_TGEIU    = (0x09 << 16) | OPC_REGIMM,
    OPC_TLTI     = (0x0A << 16) | OPC_REGIMM,
    OPC_TLTIU    = (0x0B << 16) | OPC_REGIMM,
    OPC_TEQI     = (0x0C << 16) | OPC_REGIMM,
    OPC_TNEI     = (0x0E << 16) | OPC_REGIMM,
    OPC_SYNCI    = (0x1F << 16) | OPC_REGIMM,
253
254
};

255
256
257
/* Special2 opcodes */
#define MASK_SPECIAL2(op)  MASK_OP_MAJOR(op) | (op & 0x3F)

258
enum {
259
260
261
262
263
264
    /* Multiply & xxx operations */
    OPC_MADD     = 0x00 | OPC_SPECIAL2,
    OPC_MADDU    = 0x01 | OPC_SPECIAL2,
    OPC_MUL      = 0x02 | OPC_SPECIAL2,
    OPC_MSUB     = 0x04 | OPC_SPECIAL2,
    OPC_MSUBU    = 0x05 | OPC_SPECIAL2,
265
    /* Misc */
266
267
268
269
    OPC_CLZ      = 0x20 | OPC_SPECIAL2,
    OPC_CLO      = 0x21 | OPC_SPECIAL2,
    OPC_DCLZ     = 0x24 | OPC_SPECIAL2,
    OPC_DCLO     = 0x25 | OPC_SPECIAL2,
270
    /* Special */
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
    OPC_SDBBP    = 0x3F | OPC_SPECIAL2,
};

/* Special3 opcodes */
#define MASK_SPECIAL3(op)  MASK_OP_MAJOR(op) | (op & 0x3F)

enum {
    OPC_EXT      = 0x00 | OPC_SPECIAL3,
    OPC_DEXTM    = 0x01 | OPC_SPECIAL3,
    OPC_DEXTU    = 0x02 | OPC_SPECIAL3,
    OPC_DEXT     = 0x03 | OPC_SPECIAL3,
    OPC_INS      = 0x04 | OPC_SPECIAL3,
    OPC_DINSM    = 0x05 | OPC_SPECIAL3,
    OPC_DINSU    = 0x06 | OPC_SPECIAL3,
    OPC_DINS     = 0x07 | OPC_SPECIAL3,
286
287
    OPC_FORK     = 0x08 | OPC_SPECIAL3,
    OPC_YIELD    = 0x09 | OPC_SPECIAL3,
288
289
290
    OPC_BSHFL    = 0x20 | OPC_SPECIAL3,
    OPC_DBSHFL   = 0x24 | OPC_SPECIAL3,
    OPC_RDHWR    = 0x3B | OPC_SPECIAL3,
291
292
};

293
294
295
/* BSHFL opcodes */
#define MASK_BSHFL(op)     MASK_SPECIAL3(op) | (op & (0x1F << 6))

296
enum {
297
298
299
    OPC_WSBH     = (0x02 << 6) | OPC_BSHFL,
    OPC_SEB      = (0x10 << 6) | OPC_BSHFL,
    OPC_SEH      = (0x18 << 6) | OPC_BSHFL,
300
301
};

302
303
304
/* DBSHFL opcodes */
#define MASK_DBSHFL(op)    MASK_SPECIAL3(op) | (op & (0x1F << 6))

305
enum {
306
307
    OPC_DSBH     = (0x02 << 6) | OPC_DBSHFL,
    OPC_DSHD     = (0x05 << 6) | OPC_DBSHFL,
308
309
};

310
311
312
/* Coprocessor 0 (rs field) */
#define MASK_CP0(op)       MASK_OP_MAJOR(op) | (op & (0x1F << 21))

bellard's avatar
bellard committed
313
enum {
314
315
316
317
    OPC_MFC0     = (0x00 << 21) | OPC_CP0,
    OPC_DMFC0    = (0x01 << 21) | OPC_CP0,
    OPC_MTC0     = (0x04 << 21) | OPC_CP0,
    OPC_DMTC0    = (0x05 << 21) | OPC_CP0,
318
    OPC_MFTR     = (0x08 << 21) | OPC_CP0,
319
320
    OPC_RDPGPR   = (0x0A << 21) | OPC_CP0,
    OPC_MFMC0    = (0x0B << 21) | OPC_CP0,
321
    OPC_MTTR     = (0x0C << 21) | OPC_CP0,
322
323
324
325
    OPC_WRPGPR   = (0x0E << 21) | OPC_CP0,
    OPC_C0       = (0x10 << 21) | OPC_CP0,
    OPC_C0_FIRST = (0x10 << 21) | OPC_CP0,
    OPC_C0_LAST  = (0x1F << 21) | OPC_CP0,
bellard's avatar
bellard committed
326
};
327
328

/* MFMC0 opcodes */
329
#define MASK_MFMC0(op)     MASK_CP0(op) | (op & 0xFFFF)
330
331

enum {
332
333
334
335
    OPC_DMT      = 0x01 | (0 << 5) | (0x0F << 6) | (0x01 << 11) | OPC_MFMC0,
    OPC_EMT      = 0x01 | (1 << 5) | (0x0F << 6) | (0x01 << 11) | OPC_MFMC0,
    OPC_DVPE     = 0x01 | (0 << 5) | OPC_MFMC0,
    OPC_EVPE     = 0x01 | (1 << 5) | OPC_MFMC0,
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
    OPC_DI       = (0 << 5) | (0x0C << 11) | OPC_MFMC0,
    OPC_EI       = (1 << 5) | (0x0C << 11) | OPC_MFMC0,
};

/* Coprocessor 0 (with rs == C0) */
#define MASK_C0(op)        MASK_CP0(op) | (op & 0x3F)

enum {
    OPC_TLBR     = 0x01 | OPC_C0,
    OPC_TLBWI    = 0x02 | OPC_C0,
    OPC_TLBWR    = 0x06 | OPC_C0,
    OPC_TLBP     = 0x08 | OPC_C0,
    OPC_RFE      = 0x10 | OPC_C0,
    OPC_ERET     = 0x18 | OPC_C0,
    OPC_DERET    = 0x1F | OPC_C0,
    OPC_WAIT     = 0x20 | OPC_C0,
};

/* Coprocessor 1 (rs field) */
#define MASK_CP1(op)       MASK_OP_MAJOR(op) | (op & (0x1F << 21))

enum {
    OPC_MFC1     = (0x00 << 21) | OPC_CP1,
    OPC_DMFC1    = (0x01 << 21) | OPC_CP1,
    OPC_CFC1     = (0x02 << 21) | OPC_CP1,
361
    OPC_MFHC1    = (0x03 << 21) | OPC_CP1,
362
363
364
    OPC_MTC1     = (0x04 << 21) | OPC_CP1,
    OPC_DMTC1    = (0x05 << 21) | OPC_CP1,
    OPC_CTC1     = (0x06 << 21) | OPC_CP1,
365
    OPC_MTHC1    = (0x07 << 21) | OPC_CP1,
366
    OPC_BC1      = (0x08 << 21) | OPC_CP1, /* bc */
367
368
    OPC_BC1ANY2  = (0x09 << 21) | OPC_CP1,
    OPC_BC1ANY4  = (0x0A << 21) | OPC_CP1,
369
370
371
372
373
374
    OPC_S_FMT    = (0x10 << 21) | OPC_CP1, /* 16: fmt=single fp */
    OPC_D_FMT    = (0x11 << 21) | OPC_CP1, /* 17: fmt=double fp */
    OPC_E_FMT    = (0x12 << 21) | OPC_CP1, /* 18: fmt=extended fp */
    OPC_Q_FMT    = (0x13 << 21) | OPC_CP1, /* 19: fmt=quad fp */
    OPC_W_FMT    = (0x14 << 21) | OPC_CP1, /* 20: fmt=32bit fixed */
    OPC_L_FMT    = (0x15 << 21) | OPC_CP1, /* 21: fmt=64bit fixed */
375
    OPC_PS_FMT   = (0x16 << 21) | OPC_CP1, /* 22: fmt=paired single fp */
376
377
};

378
379
380
#define MASK_CP1_FUNC(op)       MASK_CP1(op) | (op & 0x3F)
#define MASK_BC1(op)            MASK_CP1(op) | (op & (0x3 << 16))

381
382
383
384
385
386
387
enum {
    OPC_BC1F     = (0x00 << 16) | OPC_BC1,
    OPC_BC1T     = (0x01 << 16) | OPC_BC1,
    OPC_BC1FL    = (0x02 << 16) | OPC_BC1,
    OPC_BC1TL    = (0x03 << 16) | OPC_BC1,
};

388
389
390
391
392
393
394
395
396
enum {
    OPC_BC1FANY2     = (0x00 << 16) | OPC_BC1ANY2,
    OPC_BC1TANY2     = (0x01 << 16) | OPC_BC1ANY2,
};

enum {
    OPC_BC1FANY4     = (0x00 << 16) | OPC_BC1ANY4,
    OPC_BC1TANY4     = (0x01 << 16) | OPC_BC1ANY4,
};
397
398

#define MASK_CP2(op)       MASK_OP_MAJOR(op) | (op & (0x1F << 21))
ths's avatar
ths committed
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429

enum {
    OPC_MFC2    = (0x00 << 21) | OPC_CP2,
    OPC_DMFC2   = (0x01 << 21) | OPC_CP2,
    OPC_CFC2    = (0x02 << 21) | OPC_CP2,
    OPC_MFHC2   = (0x03 << 21) | OPC_CP2,
    OPC_MTC2    = (0x04 << 21) | OPC_CP2,
    OPC_DMTC2   = (0x05 << 21) | OPC_CP2,
    OPC_CTC2    = (0x06 << 21) | OPC_CP2,
    OPC_MTHC2   = (0x07 << 21) | OPC_CP2,
    OPC_BC2     = (0x08 << 21) | OPC_CP2,
};

#define MASK_CP3(op)       MASK_OP_MAJOR(op) | (op & 0x3F)

enum {
    OPC_LWXC1   = 0x00 | OPC_CP3,
    OPC_LDXC1   = 0x01 | OPC_CP3,
    OPC_LUXC1   = 0x05 | OPC_CP3,
    OPC_SWXC1   = 0x08 | OPC_CP3,
    OPC_SDXC1   = 0x09 | OPC_CP3,
    OPC_SUXC1   = 0x0D | OPC_CP3,
    OPC_PREFX   = 0x0F | OPC_CP3,
    OPC_ALNV_PS = 0x1E | OPC_CP3,
    OPC_MADD_S  = 0x20 | OPC_CP3,
    OPC_MADD_D  = 0x21 | OPC_CP3,
    OPC_MADD_PS = 0x26 | OPC_CP3,
    OPC_MSUB_S  = 0x28 | OPC_CP3,
    OPC_MSUB_D  = 0x29 | OPC_CP3,
    OPC_MSUB_PS = 0x2E | OPC_CP3,
    OPC_NMADD_S = 0x30 | OPC_CP3,
430
    OPC_NMADD_D = 0x31 | OPC_CP3,
ths's avatar
ths committed
431
432
433
434
435
436
    OPC_NMADD_PS= 0x36 | OPC_CP3,
    OPC_NMSUB_S = 0x38 | OPC_CP3,
    OPC_NMSUB_D = 0x39 | OPC_CP3,
    OPC_NMSUB_PS= 0x3E | OPC_CP3,
};

437
/* global register indices */
pbrook's avatar
pbrook committed
438
439
static TCGv_ptr cpu_env;
static TCGv cpu_gpr[32], cpu_PC;
440
static TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC], cpu_ACX[MIPS_DSP_ACC];
441
442
static TCGv cpu_dspctrl, btarget, bcond;
static TCGv_i32 hflags;
pbrook's avatar
pbrook committed
443
static TCGv_i32 fpu_fcr0, fpu_fcr31;
ths's avatar
ths committed
444

445
446
static uint32_t gen_opc_hflags[OPC_BUF_SIZE];

pbrook's avatar
pbrook committed
447
448
#include "gen-icount.h"

pbrook's avatar
pbrook committed
449
450
451
452
453
#define gen_helper_0i(name, arg) do {                             \
    TCGv_i32 helper_tmp = tcg_const_i32(arg);                     \
    gen_helper_##name(helper_tmp);                                \
    tcg_temp_free_i32(helper_tmp);                                \
    } while(0)
454

pbrook's avatar
pbrook committed
455
456
457
458
459
#define gen_helper_1i(name, arg1, arg2) do {                      \
    TCGv_i32 helper_tmp = tcg_const_i32(arg2);                    \
    gen_helper_##name(arg1, helper_tmp);                          \
    tcg_temp_free_i32(helper_tmp);                                \
    } while(0)
460

pbrook's avatar
pbrook committed
461
462
463
464
465
#define gen_helper_2i(name, arg1, arg2, arg3) do {                \
    TCGv_i32 helper_tmp = tcg_const_i32(arg3);                    \
    gen_helper_##name(arg1, arg2, helper_tmp);                    \
    tcg_temp_free_i32(helper_tmp);                                \
    } while(0)
466

pbrook's avatar
pbrook committed
467
468
469
470
471
#define gen_helper_3i(name, arg1, arg2, arg3, arg4) do {          \
    TCGv_i32 helper_tmp = tcg_const_i32(arg4);                    \
    gen_helper_##name(arg1, arg2, arg3, helper_tmp);              \
    tcg_temp_free_i32(helper_tmp);                                \
    } while(0)
ths's avatar
ths committed
472

473
474
475
476
typedef struct DisasContext {
    struct TranslationBlock *tb;
    target_ulong pc, saved_pc;
    uint32_t opcode;
477
    int singlestep_enabled;
478
479
480
481
482
483
484
485
486
    /* Routine used to access memory */
    int mem_idx;
    uint32_t hflags, saved_hflags;
    int bstate;
    target_ulong btarget;
} DisasContext;

enum {
    BS_NONE     = 0, /* We go out of the TB without reaching a branch or an
ths's avatar
ths committed
487
                      * exception condition */
488
489
490
491
492
493
    BS_STOP     = 1, /* We want to stop translation for any reason */
    BS_BRANCH   = 2, /* We reached a branch condition     */
    BS_EXCP     = 3, /* We reached an exception condition */
};

static const char *regnames[] =
bellard's avatar
bellard committed
494
495
496
497
498
    { "r0", "at", "v0", "v1", "a0", "a1", "a2", "a3",
      "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",
      "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
      "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra", };

499
500
501
502
503
504
505
506
507
static const char *regnames_HI[] =
    { "HI0", "HI1", "HI2", "HI3", };

static const char *regnames_LO[] =
    { "LO0", "LO1", "LO2", "LO3", };

static const char *regnames_ACX[] =
    { "ACX0", "ACX1", "ACX2", "ACX3", };

508
509
510
511
512
static const char *fregnames[] =
    { "f0",  "f1",  "f2",  "f3",  "f4",  "f5",  "f6",  "f7",
      "f8",  "f9",  "f10", "f11", "f12", "f13", "f14", "f15",
      "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",
      "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31", };
ths's avatar
ths committed
513

514
#ifdef MIPS_DEBUG_DISAS
515
#define MIPS_DEBUG(fmt, ...)                         \
516
517
        qemu_log_mask(CPU_LOG_TB_IN_ASM,                \
                       TARGET_FMT_lx ": %08x " fmt "\n", \
518
                       ctx->pc, ctx->opcode , ## __VA_ARGS__)
519
#define LOG_DISAS(...) qemu_log_mask(CPU_LOG_TB_IN_ASM, ## __VA_ARGS__)
520
#else
521
#define MIPS_DEBUG(fmt, ...) do { } while(0)
522
#define LOG_DISAS(...) do { } while (0)
523
#endif
ths's avatar
ths committed
524

525
526
527
528
529
#define MIPS_INVAL(op)                                                        \
do {                                                                          \
    MIPS_DEBUG("Invalid %s %03x %03x %03x", op, ctx->opcode >> 26,            \
               ctx->opcode & 0x3F, ((ctx->opcode >> 16) & 0x1F));             \
} while (0)
530

531
532
/* General purpose registers moves. */
static inline void gen_load_gpr (TCGv t, int reg)
533
{
534
535
536
    if (reg == 0)
        tcg_gen_movi_tl(t, 0);
    else
537
        tcg_gen_mov_tl(t, cpu_gpr[reg]);
538
539
}

540
static inline void gen_store_gpr (TCGv t, int reg)
541
{
542
    if (reg != 0)
543
        tcg_gen_mov_tl(cpu_gpr[reg], t);
544
545
}

aurel32's avatar
aurel32 committed
546
/* Moves to/from ACX register.  */
547
static inline void gen_load_ACX (TCGv t, int reg)
548
{
549
    tcg_gen_mov_tl(t, cpu_ACX[reg]);
550
551
}

552
static inline void gen_store_ACX (TCGv t, int reg)
553
{
554
    tcg_gen_mov_tl(cpu_ACX[reg], t);
555
556
}

557
/* Moves to/from shadow registers. */
558
static inline void gen_load_srsgpr (int from, int to)
559
{
560
    TCGv t0 = tcg_temp_new();
561
562

    if (from == 0)
563
        tcg_gen_movi_tl(t0, 0);
564
    else {
565
        TCGv_i32 t2 = tcg_temp_new_i32();
pbrook's avatar
pbrook committed
566
        TCGv_ptr addr = tcg_temp_new_ptr();
567

568
569
570
571
572
        tcg_gen_ld_i32(t2, cpu_env, offsetof(CPUState, CP0_SRSCtl));
        tcg_gen_shri_i32(t2, t2, CP0SRSCtl_PSS);
        tcg_gen_andi_i32(t2, t2, 0xf);
        tcg_gen_muli_i32(t2, t2, sizeof(target_ulong) * 32);
        tcg_gen_ext_i32_ptr(addr, t2);
pbrook's avatar
pbrook committed
573
        tcg_gen_add_ptr(addr, cpu_env, addr);
574

575
        tcg_gen_ld_tl(t0, addr, sizeof(target_ulong) * from);
pbrook's avatar
pbrook committed
576
        tcg_temp_free_ptr(addr);
577
        tcg_temp_free_i32(t2);
578
    }
579
580
    gen_store_gpr(t0, to);
    tcg_temp_free(t0);
581
582
}

583
static inline void gen_store_srsgpr (int from, int to)
584
{
585
    if (to != 0) {
586
587
        TCGv t0 = tcg_temp_new();
        TCGv_i32 t2 = tcg_temp_new_i32();
pbrook's avatar
pbrook committed
588
        TCGv_ptr addr = tcg_temp_new_ptr();
589

590
591
592
593
594
595
        gen_load_gpr(t0, from);
        tcg_gen_ld_i32(t2, cpu_env, offsetof(CPUState, CP0_SRSCtl));
        tcg_gen_shri_i32(t2, t2, CP0SRSCtl_PSS);
        tcg_gen_andi_i32(t2, t2, 0xf);
        tcg_gen_muli_i32(t2, t2, sizeof(target_ulong) * 32);
        tcg_gen_ext_i32_ptr(addr, t2);
pbrook's avatar
pbrook committed
596
        tcg_gen_add_ptr(addr, cpu_env, addr);
597

598
        tcg_gen_st_tl(t0, addr, sizeof(target_ulong) * to);
pbrook's avatar
pbrook committed
599
        tcg_temp_free_ptr(addr);
600
601
        tcg_temp_free_i32(t2);
        tcg_temp_free(t0);
602
    }
603
604
605
}

/* Floating point register moves. */
pbrook's avatar
pbrook committed
606
static inline void gen_load_fpr32 (TCGv_i32 t, int reg)
ths's avatar
ths committed
607
{
608
    tcg_gen_ld_i32(t, cpu_env, offsetof(CPUState, active_fpu.fpr[reg].w[FP_ENDIAN_IDX]));
bellard's avatar
bellard committed
609
610
}

pbrook's avatar
pbrook committed
611
static inline void gen_store_fpr32 (TCGv_i32 t, int reg)
ths's avatar
ths committed
612
{
613
614
615
616
617
618
619
620
621
622
623
    tcg_gen_st_i32(t, cpu_env, offsetof(CPUState, active_fpu.fpr[reg].w[FP_ENDIAN_IDX]));
}

static inline void gen_load_fpr32h (TCGv_i32 t, int reg)
{
    tcg_gen_ld_i32(t, cpu_env, offsetof(CPUState, active_fpu.fpr[reg].w[!FP_ENDIAN_IDX]));
}

static inline void gen_store_fpr32h (TCGv_i32 t, int reg)
{
    tcg_gen_st_i32(t, cpu_env, offsetof(CPUState, active_fpu.fpr[reg].w[!FP_ENDIAN_IDX]));
ths's avatar
ths committed
624
}
bellard's avatar
bellard committed
625

pbrook's avatar
pbrook committed
626
static inline void gen_load_fpr64 (DisasContext *ctx, TCGv_i64 t, int reg)
ths's avatar
ths committed
627
{
aurel32's avatar
aurel32 committed
628
    if (ctx->hflags & MIPS_HFLAG_F64) {
629
        tcg_gen_ld_i64(t, cpu_env, offsetof(CPUState, active_fpu.fpr[reg].d));
aurel32's avatar
aurel32 committed
630
    } else {
631
632
633
634
635
636
637
        TCGv_i32 t0 = tcg_temp_new_i32();
        TCGv_i32 t1 = tcg_temp_new_i32();
        gen_load_fpr32(t0, reg & ~1);
        gen_load_fpr32(t1, reg | 1);
        tcg_gen_concat_i32_i64(t, t0, t1);
        tcg_temp_free_i32(t0);
        tcg_temp_free_i32(t1);
ths's avatar
ths committed
638
639
    }
}
bellard's avatar
bellard committed
640

pbrook's avatar
pbrook committed
641
static inline void gen_store_fpr64 (DisasContext *ctx, TCGv_i64 t, int reg)
ths's avatar
ths committed
642
{
aurel32's avatar
aurel32 committed
643
    if (ctx->hflags & MIPS_HFLAG_F64) {
644
        tcg_gen_st_i64(t, cpu_env, offsetof(CPUState, active_fpu.fpr[reg].d));
aurel32's avatar
aurel32 committed
645
    } else {
646
647
648
649
650
651
652
653
654
        TCGv_i64 t0 = tcg_temp_new_i64();
        TCGv_i32 t1 = tcg_temp_new_i32();
        tcg_gen_trunc_i64_i32(t1, t);
        gen_store_fpr32(t1, reg & ~1);
        tcg_gen_shri_i64(t0, t, 32);
        tcg_gen_trunc_i64_i32(t1, t0);
        gen_store_fpr32(t1, reg | 1);
        tcg_temp_free_i32(t1);
        tcg_temp_free_i64(t0);
ths's avatar
ths committed
655
656
    }
}
bellard's avatar
bellard committed
657

658
static inline int get_fp_bit (int cc)
659
{
660
661
662
663
    if (cc)
        return 24 + cc;
    else
        return 23;
664
665
}

pbrook's avatar
pbrook committed
666
667
668
#define FOP_CONDS(type, fmt, bits)                                            \
static inline void gen_cmp ## type ## _ ## fmt(int n, TCGv_i##bits a,         \
                                               TCGv_i##bits b, int cc)        \
669
{                                                                             \
pbrook's avatar
pbrook committed
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
    switch (n) {                                                              \
    case  0: gen_helper_2i(cmp ## type ## _ ## fmt ## _f, a, b, cc);    break;\
    case  1: gen_helper_2i(cmp ## type ## _ ## fmt ## _un, a, b, cc);   break;\
    case  2: gen_helper_2i(cmp ## type ## _ ## fmt ## _eq, a, b, cc);   break;\
    case  3: gen_helper_2i(cmp ## type ## _ ## fmt ## _ueq, a, b, cc);  break;\
    case  4: gen_helper_2i(cmp ## type ## _ ## fmt ## _olt, a, b, cc);  break;\
    case  5: gen_helper_2i(cmp ## type ## _ ## fmt ## _ult, a, b, cc);  break;\
    case  6: gen_helper_2i(cmp ## type ## _ ## fmt ## _ole, a, b, cc);  break;\
    case  7: gen_helper_2i(cmp ## type ## _ ## fmt ## _ule, a, b, cc);  break;\
    case  8: gen_helper_2i(cmp ## type ## _ ## fmt ## _sf, a, b, cc);   break;\
    case  9: gen_helper_2i(cmp ## type ## _ ## fmt ## _ngle, a, b, cc); break;\
    case 10: gen_helper_2i(cmp ## type ## _ ## fmt ## _seq, a, b, cc);  break;\
    case 11: gen_helper_2i(cmp ## type ## _ ## fmt ## _ngl, a, b, cc);  break;\
    case 12: gen_helper_2i(cmp ## type ## _ ## fmt ## _lt, a, b, cc);   break;\
    case 13: gen_helper_2i(cmp ## type ## _ ## fmt ## _nge, a, b, cc);  break;\
    case 14: gen_helper_2i(cmp ## type ## _ ## fmt ## _le, a, b, cc);   break;\
    case 15: gen_helper_2i(cmp ## type ## _ ## fmt ## _ngt, a, b, cc);  break;\
    default: abort();                                                         \
    }                                                                         \
bellard's avatar
bellard committed
689
690
}

pbrook's avatar
pbrook committed
691
692
693
694
695
696
FOP_CONDS(, d, 64)
FOP_CONDS(abs, d, 64)
FOP_CONDS(, s, 32)
FOP_CONDS(abs, s, 32)
FOP_CONDS(, ps, 64)
FOP_CONDS(abs, ps, 64)
697
#undef FOP_CONDS
bellard's avatar
bellard committed
698

699
/* Tests */
700
701
static inline void gen_save_pc(target_ulong pc)
{
aurel32's avatar
aurel32 committed
702
    tcg_gen_movi_tl(cpu_PC, pc);
703
}
704

705
static inline void save_cpu_state (DisasContext *ctx, int do_save_pc)
bellard's avatar
bellard committed
706
{
707
    LOG_DISAS("hflags %08x saved %08x\n", ctx->hflags, ctx->saved_hflags);
bellard's avatar
bellard committed
708
    if (do_save_pc && ctx->pc != ctx->saved_pc) {
709
        gen_save_pc(ctx->pc);
bellard's avatar
bellard committed
710
711
712
        ctx->saved_pc = ctx->pc;
    }
    if (ctx->hflags != ctx->saved_hflags) {
713
        tcg_gen_movi_i32(hflags, ctx->hflags);
bellard's avatar
bellard committed
714
        ctx->saved_hflags = ctx->hflags;
715
        switch (ctx->hflags & MIPS_HFLAG_BMASK_BASE) {
716
717
718
719
720
        case MIPS_HFLAG_BR:
            break;
        case MIPS_HFLAG_BC:
        case MIPS_HFLAG_BL:
        case MIPS_HFLAG_B:
ths's avatar
ths committed
721
            tcg_gen_movi_tl(btarget, ctx->btarget);
722
            break;
bellard's avatar
bellard committed
723
724
725
726
        }
    }
}

727
static inline void restore_cpu_state (CPUState *env, DisasContext *ctx)
728
{
729
    ctx->saved_hflags = ctx->hflags;
730
    switch (ctx->hflags & MIPS_HFLAG_BMASK_BASE) {
731
732
733
734
    case MIPS_HFLAG_BR:
        break;
    case MIPS_HFLAG_BC:
    case MIPS_HFLAG_BL:
735
    case MIPS_HFLAG_B:
736
737
        ctx->btarget = env->btarget;
        break;
738
739
740
    }
}

741
static inline void
742
generate_exception_err (DisasContext *ctx, int excp, int err)
743
{
pbrook's avatar
pbrook committed
744
745
    TCGv_i32 texcp = tcg_const_i32(excp);
    TCGv_i32 terr = tcg_const_i32(err);
746
    save_cpu_state(ctx, 1);
pbrook's avatar
pbrook committed
747
748
749
    gen_helper_raise_exception_err(texcp, terr);
    tcg_temp_free_i32(terr);
    tcg_temp_free_i32(texcp);
750
751
}

752
static inline void
753
generate_exception (DisasContext *ctx, int excp)
754
{
bellard's avatar
bellard committed
755
    save_cpu_state(ctx, 1);
pbrook's avatar
pbrook committed
756
    gen_helper_0i(raise_exception, excp);
bellard's avatar
bellard committed
757
758
}

759
/* Addresses computation */
760
static inline void gen_op_addr_add (DisasContext *ctx, TCGv ret, TCGv arg0, TCGv arg1)
bellard's avatar
bellard committed
761
{
762
    tcg_gen_add_tl(ret, arg0, arg1);
763
764
765
766
767

#if defined(TARGET_MIPS64)
    /* For compatibility with 32-bit code, data reference in user mode
       with Status_UX = 0 should be casted to 32-bit and sign extended.
       See the MIPS64 PRA manual, section 4.10. */
768
769
    if (((ctx->hflags & MIPS_HFLAG_KSU) == MIPS_HFLAG_UM) &&
        !(ctx->hflags & MIPS_HFLAG_UX)) {
770
        tcg_gen_ext32s_i64(ret, ret);
771
772
    }
#endif
bellard's avatar
bellard committed
773
774
}

775
static inline void check_cp0_enabled(DisasContext *ctx)
776
{
777
    if (unlikely(!(ctx->hflags & MIPS_HFLAG_CP0)))
778
        generate_exception_err(ctx, EXCP_CpU, 0);
779
780
}

781
static inline void check_cp1_enabled(DisasContext *ctx)
782
{
783
    if (unlikely(!(ctx->hflags & MIPS_HFLAG_FPU)))
784
785
786
        generate_exception_err(ctx, EXCP_CpU, 1);
}

787
788
789
790
/* Verify that the processor is running with COP1X instructions enabled.
   This is associated with the nabla symbol in the MIPS32 and MIPS64
   opcode tables.  */

791
static inline void check_cop1x(DisasContext *ctx)
792
793
794
795
796
797
798
799
{
    if (unlikely(!(ctx->hflags & MIPS_HFLAG_COP1X)))
        generate_exception(ctx, EXCP_RI);
}

/* Verify that the processor is running with 64-bit floating-point
   operations enabled.  */

800
static inline void check_cp1_64bitmode(DisasContext *ctx)
801
{
802
    if (unlikely(~ctx->hflags & (MIPS_HFLAG_F64 | MIPS_HFLAG_COP1X)))
803
804
805
806
807
808
809
810
811
812
813
814
815
816
        generate_exception(ctx, EXCP_RI);
}

/*
 * Verify if floating point register is valid; an operation is not defined
 * if bit 0 of any register specification is set and the FR bit in the
 * Status register equals zero, since the register numbers specify an
 * even-odd pair of adjacent coprocessor general registers. When the FR bit
 * in the Status register equals one, both even and odd register numbers
 * are valid. This limitation exists only for 64 bit wide (d,l,ps) registers.
 *
 * Multiple 64 bit wide registers can be checked by calling
 * gen_op_cp1_registers(freg1 | freg2 | ... | fregN);
 */
817
static inline void check_cp1_registers(DisasContext *ctx, int regs)
818
{
819
    if (unlikely(!(ctx->hflags & MIPS_HFLAG_F64) && (regs & 1)))
820
821
822
        generate_exception(ctx, EXCP_RI);
}

823
/* This code generates a "reserved instruction" exception if the
824
   CPU does not support the instruction set corresponding to flags. */
825
static inline void check_insn(CPUState *env, DisasContext *ctx, int flags)
826
{
827
    if (unlikely(!(env->insn_flags & flags)))
828
829
830
        generate_exception(ctx, EXCP_RI);
}

831
832
/* This code generates a "reserved instruction" exception if 64-bit
   instructions are not enabled. */
833
static inline void check_mips_64(DisasContext *ctx)
834
{
835
    if (unlikely(!(ctx->hflags & MIPS_HFLAG_64)))
836
837
838
        generate_exception(ctx, EXCP_RI);
}

ths's avatar
ths committed
839
/* load/store instructions. */
840
841
842
843
#define OP_LD(insn,fname)                                                 \
static inline void op_ldst_##insn(TCGv ret, TCGv arg1, DisasContext *ctx) \
{                                                                         \
    tcg_gen_qemu_##fname(ret, arg1, ctx->mem_idx);                        \
844
845
846
847
848
849
850
851
852
853
854
855
}
OP_LD(lb,ld8s);
OP_LD(lbu,ld8u);
OP_LD(lh,ld16s);
OP_LD(lhu,ld16u);
OP_LD(lw,ld32s);
#if defined(TARGET_MIPS64)
OP_LD(lwu,ld32u);
OP_LD(ld,ld64);
#endif
#undef OP_LD

856
857
858
859
#define OP_ST(insn,fname)                                                  \
static inline void op_ldst_##insn(TCGv arg1, TCGv arg2, DisasContext *ctx) \
{                                                                          \
    tcg_gen_qemu_##fname(arg1, arg2, ctx->mem_idx);                        \
860
861
862
863
864
865
866
867
868
}
OP_ST(sb,st8);
OP_ST(sh,st16);
OP_ST(sw,st32);
#if defined(TARGET_MIPS64)
OP_ST(sd,st64);
#endif
#undef OP_ST

869
#ifdef CONFIG_USER_ONLY
870
871
872
873
874
875
#define OP_LD_ATOMIC(insn,fname)                                           \
static inline void op_ldst_##insn(TCGv ret, TCGv arg1, DisasContext *ctx)  \
{                                                                          \
    TCGv t0 = tcg_temp_new();                                              \
    tcg_gen_mov_tl(t0, arg1);                                              \
    tcg_gen_qemu_##fname(ret, arg1, ctx->mem_idx);                         \
876
    tcg_gen_st_tl(t0, cpu_env, offsetof(CPUState, lladdr));                \
Paul Brook's avatar
Paul Brook committed
877
    tcg_gen_st_tl(ret, cpu_env, offsetof(CPUState, llval));                \
878
    tcg_temp_free(t0);                                                     \
879
}
880
881
882
883
884
885
886
#else
#define OP_LD_ATOMIC(insn,fname)                                           \
static inline void op_ldst_##insn(TCGv ret, TCGv arg1, DisasContext *ctx)  \
{                                                                          \
    gen_helper_2i(insn, ret, arg1, ctx->mem_idx);                          \
}
#endif
887
888
889
890
891
892
OP_LD_ATOMIC(ll,ld32s);
#if defined(TARGET_MIPS64)
OP_LD_ATOMIC(lld,ld64);
#endif
#undef OP_LD_ATOMIC

Paul Brook's avatar
Paul Brook committed
893
894
895
896
897
898
899
900
901
902
903
904
905
#ifdef CONFIG_USER_ONLY
#define OP_ST_ATOMIC(insn,fname,ldname,almask)                               \
static inline void op_ldst_##insn(TCGv arg1, TCGv arg2, int rt, DisasContext *ctx) \
{                                                                            \
    TCGv t0 = tcg_temp_new();                                                \
    int l1 = gen_new_label();                                                \
    int l2 = gen_new_label();                                                \
                                                                             \
    tcg_gen_andi_tl(t0, arg2, almask);                                       \
    tcg_gen_brcondi_tl(TCG_COND_EQ, t0, 0, l1);                              \
    tcg_gen_st_tl(arg2, cpu_env, offsetof(CPUState, CP0_BadVAddr));          \
    generate_exception(ctx, EXCP_AdES);                                      \
    gen_set_label(l1);                                                       \
906
    tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUState, lladdr));                  \
Paul Brook's avatar
Paul Brook committed
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
    tcg_gen_brcond_tl(TCG_COND_NE, arg2, t0, l2);                            \
    tcg_gen_movi_tl(t0, rt | ((almask << 3) & 0x20));                        \
    tcg_gen_st_tl(t0, cpu_env, offsetof(CPUState, llreg));                   \
    tcg_gen_st_tl(arg1, cpu_env, offsetof(CPUState, llnewval));              \
    gen_helper_0i(raise_exception, EXCP_SC);                                 \
    gen_set_label(l2);                                                       \
    tcg_gen_movi_tl(t0, 0);                                                  \
    gen_store_gpr(t0, rt);                                                   \
    tcg_temp_free(t0);                                                       \
}
#else
#define OP_ST_ATOMIC(insn,fname,ldname,almask)                               \
static inline void op_ldst_##insn(TCGv arg1, TCGv arg2, int rt, DisasContext *ctx) \
{                                                                            \
    TCGv t0 = tcg_temp_new();                                                \
922
    gen_helper_3i(insn, t0, arg1, arg2, ctx->mem_idx);                       \
Paul Brook's avatar
Paul Brook committed
923
924
925
926
927
    gen_store_gpr(t0, rt);                                                   \
    tcg_temp_free(t0);                                                       \
}
#endif
OP_ST_ATOMIC(sc,st32,ld32s,0x3);
928
#if defined(TARGET_MIPS64)
Paul Brook's avatar
Paul Brook committed
929
OP_ST_ATOMIC(scd,st64,ld64,0x7);
930
931
932
#endif
#undef OP_ST_ATOMIC

933
934
935
936
937
938
939
940
941
942
943
944
945
static void gen_base_offset_addr (DisasContext *ctx, TCGv addr,
                                  int base, int16_t offset)
{
    if (base == 0) {
        tcg_gen_movi_tl(addr, offset);
    } else if (offset == 0) {
        gen_load_gpr(addr, base);
    } else {
        tcg_gen_movi_tl(addr, offset);
        gen_op_addr_add(ctx, addr, cpu_gpr[base], addr);
    }
}

946
947
948
949
950
951
952
953
954
955
956
957
958
959
static target_ulong pc_relative_pc (DisasContext *ctx)
{
    target_ulong pc = ctx->pc;

    if (ctx->hflags & MIPS_HFLAG_BMASK) {
        int branch_bytes = ctx->hflags & MIPS_HFLAG_BDS16 ? 2 : 4;

        pc -= branch_bytes;
    }

    pc &= ~(target_ulong)3;
    return pc;
}

bellard's avatar
bellard committed
960
/* Load and store */
961
static void gen_ldst (DisasContext *ctx, uint32_t opc, int rt,
bellard's avatar
bellard committed
962
963
                      int base, int16_t offset)
{
964
    const char *opn = "ldst";
aurel32's avatar
aurel32 committed
965
966
    TCGv t0 = tcg_temp_new();
    TCGv t1 = tcg_temp_new();
bellard's avatar
bellard committed
967

968
    gen_base_offset_addr(ctx, t0, base, offset);
bellard's avatar
bellard committed
969
    /* Don't do NOP if destination is zero: we must perform the actual
970
       memory access. */
bellard's avatar
bellard committed
971
    switch (opc) {
972
#if defined(TARGET_MIPS64)
973
    case OPC_LWU:
aurel32's avatar
aurel32 committed
974
        save_cpu_state(ctx, 0);
975
        op_ldst_lwu(t0, t0, ctx);
976
        gen_store_gpr(t0, rt);
977
978
        opn = "lwu";
        break;
bellard's avatar
bellard committed
979
    case OPC_LD:
aurel32's avatar
aurel32 committed
980
        save_cpu_state(ctx, 0);
981
        op_ldst_ld(t0, t0, ctx);
982
        gen_store_gpr(t0, rt);
bellard's avatar
bellard committed
983
984
        opn = "ld";
        break;
985
    case OPC_LLD:
aurel32's avatar
aurel32 committed
986
        save_cpu_state(ctx, 0);
987
        op_ldst_lld(t0, t0, ctx);
988
        gen_store_gpr(t0, rt);
989
990
        opn = "lld";
        break;
bellard's avatar
bellard committed
991
    case OPC_SD:
aurel32's avatar
aurel32 committed
992
        save_cpu_state(ctx, 0);
993
        gen_load_gpr(t1, rt);
994
        op_ldst_sd(t1, t0, ctx);
bellard's avatar
bellard committed
995
996
997
        opn = "sd";
        break;
    case OPC_LDL:
ths's avatar
ths committed
998
        save_cpu_state(ctx, 1);
999
        gen_load_gpr(t1, rt);
1000
        gen_helper_3i(ldl, t1, t1, t0, ctx->mem_idx);
For faster browsing, not all history is shown. View entire blame