hpt366.c 41.8 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1 2 3 4
/*
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
5
 * Portions Copyright (C) 2007		Bartlomiej Zolnierkiewicz
6
 * Portions Copyright (C) 2005-2009	MontaVista Software, Inc.
Linus Torvalds's avatar
Linus Torvalds committed
7 8 9 10 11 12
 *
 * Thanks to HighPoint Technologies for their assistance, and hardware.
 * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
 * donation of an ABit BP6 mainboard, processor, and memory acellerated
 * development and support.
 *
13
 *
14
 * HighPoint has its own drivers (open source except for the RAID part)
15
 * available from http://www.highpoint-tech.com/USA_new/service_support.htm 
16 17 18
 * This may be useful to anyone wanting to work on this driver, however  do not
 * trust  them too much since the code tends to become less and less meaningful
 * as the time passes... :-/
19
 *
Linus Torvalds's avatar
Linus Torvalds committed
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
 * Note that final HPT370 support was done by force extraction of GPL.
 *
 * - add function for getting/setting power status of drive
 * - the HPT370's state machine can get confused. reset it before each dma 
 *   xfer to prevent that from happening.
 * - reset state engine whenever we get an error.
 * - check for busmaster state at end of dma. 
 * - use new highpoint timings.
 * - detect bus speed using highpoint register.
 * - use pll if we don't have a clock table. added a 66MHz table that's
 *   just 2x the 33MHz table.
 * - removed turnaround. NOTE: we never want to switch between pll and
 *   pci clocks as the chip can glitch in those cases. the highpoint
 *   approved workaround slows everything down too much to be useful. in
 *   addition, we would have to serialize access to each chip.
 * 	Adrian Sun <a.sun@sun.com>
 *
 * add drive timings for 66MHz PCI bus,
 * fix ATA Cable signal detection, fix incorrect /proc info
 * add /proc display for per-drive PIO/DMA/UDMA mode and
 * per-channel ATA-33/66 Cable detect.
 * 	Duncan Laurie <void@sun.com>
 *
 * fixup /proc output for multiple controllers
 *	Tim Hockin <thockin@sun.com>
 *
 * On hpt366: 
 * Reset the hpt366 on error, reset on dma
 * Fix disabling Fast Interrupt hpt366.
 * 	Mike Waychison <crlf@sun.com>
 *
 * Added support for 372N clocking and clock switching. The 372N needs
 * different clocks on read/write. This requires overloading rw_disk and
 * other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
 * keeping me sane. 
55
 *		Alan Cox <alan@lxorguk.ukuu.org.uk>
Linus Torvalds's avatar
Linus Torvalds committed
56
 *
57 58 59 60 61
 * - fix the clock turnaround code: it was writing to the wrong ports when
 *   called for the secondary channel, caching the current clock mode per-
 *   channel caused the cached register value to get out of sync with the
 *   actual one, the channels weren't serialized, the turnaround shouldn't
 *   be done on 66 MHz PCI bus
62 63 64 65
 * - disable UltraATA/100 for HPT370 by default as the 33 MHz clock being used
 *   does not allow for this speed anyway
 * - avoid touching disabled channels (e.g. HPT371/N are single channel chips,
 *   their primary channel is kind of virtual, it isn't tied to any pins)
66 67 68
 * - fix/remove bad/unused timing tables and use one set of tables for the whole
 *   HPT37x chip family; save space by introducing the separate transfer mode
 *   table in which the mode lookup is done
69
 * - use f_CNT value saved by  the HighPoint BIOS as reading it directly gives
70 71
 *   the wrong PCI frequency since DPLL has already been calibrated by BIOS;
 *   read it only from the function 0 of HPT374 chips
72 73
 * - fix the hotswap code:  it caused RESET- to glitch when tristating the bus,
 *   and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
74 75
 * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
 *   they tamper with its fields
76 77
 * - pass  to the init_setup handlers a copy of the ide_pci_device_t structure
 *   since they may tamper with its fields
78 79
 * - prefix the driver startup messages with the real chip name
 * - claim the extra 240 bytes of I/O space for all chips
80
 * - optimize the UltraDMA filtering and the drive list lookup code
81
 * - use pci_get_slot() to get to the function 1 of HPT36x/374
82 83 84 85
 * - cache offset of the channel's misc. control registers (MCRs) being used
 *   throughout the driver
 * - only touch the relevant MCR when detecting the cable type on HPT374's
 *   function 1
86
 * - rename all the register related variables consistently
87 88
 * - move all the interrupt twiddling code from the speedproc handlers into
 *   init_hwif_hpt366(), also grouping all the DMA related code together there
89
 * - merge HPT36x/HPT37x speedproc handlers, fix PIO timing register mask and
90 91 92 93
 *   separate the UltraDMA and MWDMA masks there to avoid changing PIO timings
 *   when setting an UltraDMA mode
 * - fix hpt3xx_tune_drive() to set the PIO mode requested, not always select
 *   the best possible one
94
 * - clean up DMA timeout handling for HPT370
95 96 97 98 99 100 101
 * - switch to using the enumeration type to differ between the numerous chip
 *   variants, matching PCI device/revision ID with the chip type early, at the
 *   init_setup stage
 * - extend the hpt_info structure to hold the DPLL and PCI clock frequencies,
 *   stop duplicating it for each channel by storing the pointer in the pci_dev
 *   structure: first, at the init_setup stage, point it to a static "template"
 *   with only the chip type and its specific base DPLL frequency, the highest
102 103 104
 *   UltraDMA mode, and the chip settings table pointer filled,  then, at the
 *   init_chipset stage, allocate per-chip instance  and fill it with the rest
 *   of the necessary information
105 106 107 108
 * - get rid of the constant thresholds in the HPT37x PCI clock detection code,
 *   switch  to calculating  PCI clock frequency based on the chip's base DPLL
 *   frequency
 * - switch to using the  DPLL clock and enable UltraATA/133 mode by default on
109 110
 *   anything  newer than HPT370/A (except HPT374 that is not capable of this
 *   mode according to the manual)
111 112
 * - fold PCI clock detection and DPLL setup code into init_chipset_hpt366(),
 *   also fixing the interchanged 25/40 MHz PCI clock cases for HPT36x chips;
113 114
 *   unify HPT36x/37x timing setup code and the speedproc handlers by joining
 *   the register setting lists into the table indexed by the clock selected
115
 * - set the correct hwif->ultra_mask for each individual chip
116
 * - add Ultra and MW DMA mode filtering for the HPT37[24] based SATA cards
117 118
 * - stop resetting HPT370's state machine before each DMA transfer as that has
 *   caused more harm than good
119
 *	Sergei Shtylyov, <sshtylyov@ru.mvista.com> or <source@mvista.com>
Linus Torvalds's avatar
Linus Torvalds committed
120 121 122 123 124 125 126 127 128 129 130
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/blkdev.h>
#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ide.h>
131
#include <linux/slab.h>
Linus Torvalds's avatar
Linus Torvalds committed
132 133 134 135

#include <asm/uaccess.h>
#include <asm/io.h>

136 137
#define DRV_NAME "hpt366"

Linus Torvalds's avatar
Linus Torvalds committed
138
/* various tuning parameters */
139
#undef	HPT_RESET_STATE_ENGINE
140
#undef	HPT_DELAY_INTERRUPT
Linus Torvalds's avatar
Linus Torvalds committed
141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176

static const char *bad_ata100_5[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_4[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
177
	"MAXTOR STM3320620A",
Linus Torvalds's avatar
Linus Torvalds committed
178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196
	NULL
};

static const char *bad_ata66_3[] = {
	"WDC AC310200R",
	NULL
};

static const char *bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
	NULL
};

197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214
static u8 xfer_speeds[] = {
	XFER_UDMA_6,
	XFER_UDMA_5,
	XFER_UDMA_4,
	XFER_UDMA_3,
	XFER_UDMA_2,
	XFER_UDMA_1,
	XFER_UDMA_0,

	XFER_MW_DMA_2,
	XFER_MW_DMA_1,
	XFER_MW_DMA_0,

	XFER_PIO_4,
	XFER_PIO_3,
	XFER_PIO_2,
	XFER_PIO_1,
	XFER_PIO_0
Linus Torvalds's avatar
Linus Torvalds committed
215 216
};

217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238
/* Key for bus clock timings
 * 36x   37x
 * bits  bits
 * 0:3	 0:3	data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 4:7	 4:8	data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 8:11  9:12	cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
 *		register access.
 * 12:15 13:17	cmd_low_time. Active time of DIOW_/DIOR_ during task file
 *		register access.
 * 16:18 18:20	udma_cycle_time. Clock cycles for UDMA xfer.
 * -	 21	CLK frequency: 0=ATA clock, 1=dual ATA clock.
 * 19:21 22:24	pre_high_time. Time to initialize the 1st cycle for PIO and
 *		MW DMA xfer.
 * 22:24 25:27	cmd_pre_high_time. Time to initialize the 1st PIO cycle for
 *		task file register access.
 * 28	 28	UDMA enable.
 * 29	 29	DMA  enable.
 * 30	 30	PIO MST enable. If set, the chip is in bus master mode during
 *		PIO xfer.
 * 31	 31	FIFO enable.
Linus Torvalds's avatar
Linus Torvalds committed
239 240
 */

241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258
static u32 forty_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x900fd943,
	/* XFER_UDMA_5 */	0x900fd943,
	/* XFER_UDMA_4 */	0x900fd943,
	/* XFER_UDMA_3 */	0x900ad943,
	/* XFER_UDMA_2 */	0x900bd943,
	/* XFER_UDMA_1 */	0x9008d943,
	/* XFER_UDMA_0 */	0x9008d943,

	/* XFER_MW_DMA_2 */	0xa008d943,
	/* XFER_MW_DMA_1 */	0xa010d955,
	/* XFER_MW_DMA_0 */	0xa010d9fc,

	/* XFER_PIO_4 */	0xc008d963,
	/* XFER_PIO_3 */	0xc010d974,
	/* XFER_PIO_2 */	0xc010d997,
	/* XFER_PIO_1 */	0xc010d9c7,
	/* XFER_PIO_0 */	0xc018d9d9
Linus Torvalds's avatar
Linus Torvalds committed
259 260
};

261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278
static u32 thirty_three_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c9a731,
	/* XFER_UDMA_5 */	0x90c9a731,
	/* XFER_UDMA_4 */	0x90c9a731,
	/* XFER_UDMA_3 */	0x90cfa731,
	/* XFER_UDMA_2 */	0x90caa731,
	/* XFER_UDMA_1 */	0x90cba731,
	/* XFER_UDMA_0 */	0x90c8a731,

	/* XFER_MW_DMA_2 */	0xa0c8a731,
	/* XFER_MW_DMA_1 */	0xa0c8a732,	/* 0xa0c8a733 */
	/* XFER_MW_DMA_0 */	0xa0c8a797,

	/* XFER_PIO_4 */	0xc0c8a731,
	/* XFER_PIO_3 */	0xc0c8a742,
	/* XFER_PIO_2 */	0xc0d0a753,
	/* XFER_PIO_1 */	0xc0d0a7a3,	/* 0xc0d0a793 */
	/* XFER_PIO_0 */	0xc0d0a7aa	/* 0xc0d0a7a7 */
Linus Torvalds's avatar
Linus Torvalds committed
279 280
};

281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298
static u32 twenty_five_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c98521,
	/* XFER_UDMA_5 */	0x90c98521,
	/* XFER_UDMA_4 */	0x90c98521,
	/* XFER_UDMA_3 */	0x90cf8521,
	/* XFER_UDMA_2 */	0x90cf8521,
	/* XFER_UDMA_1 */	0x90cb8521,
	/* XFER_UDMA_0 */	0x90cb8521,

	/* XFER_MW_DMA_2 */	0xa0ca8521,
	/* XFER_MW_DMA_1 */	0xa0ca8532,
	/* XFER_MW_DMA_0 */	0xa0ca8575,

	/* XFER_PIO_4 */	0xc0ca8521,
	/* XFER_PIO_3 */	0xc0ca8532,
	/* XFER_PIO_2 */	0xc0ca8542,
	/* XFER_PIO_1 */	0xc0d08572,
	/* XFER_PIO_0 */	0xc0d08585
Linus Torvalds's avatar
Linus Torvalds committed
299 300
};

301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365
/*
 * The following are the new timing tables with PIO mode data/taskfile transfer
 * overclocking fixed...
 */

/* This table is taken from the HPT370 data manual rev. 1.02 */
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x16455031,	/* 0x16655031 ?? */
	/* XFER_UDMA_5 */	0x16455031,
	/* XFER_UDMA_4 */	0x16455031,
	/* XFER_UDMA_3 */	0x166d5031,
	/* XFER_UDMA_2 */	0x16495031,
	/* XFER_UDMA_1 */	0x164d5033,
	/* XFER_UDMA_0 */	0x16515097,

	/* XFER_MW_DMA_2 */	0x26515031,
	/* XFER_MW_DMA_1 */	0x26515033,
	/* XFER_MW_DMA_0 */	0x26515097,

	/* XFER_PIO_4 */	0x06515021,
	/* XFER_PIO_3 */	0x06515022,
	/* XFER_PIO_2 */	0x06515033,
	/* XFER_PIO_1 */	0x06915065,
	/* XFER_PIO_0 */	0x06d1508a
};

static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1a861842,
	/* XFER_UDMA_5 */	0x1a861842,
	/* XFER_UDMA_4 */	0x1aae1842,
	/* XFER_UDMA_3 */	0x1a8e1842,
	/* XFER_UDMA_2 */	0x1a0e1842,
	/* XFER_UDMA_1 */	0x1a161854,
	/* XFER_UDMA_0 */	0x1a1a18ea,

	/* XFER_MW_DMA_2 */	0x2a821842,
	/* XFER_MW_DMA_1 */	0x2a821854,
	/* XFER_MW_DMA_0 */	0x2a8218ea,

	/* XFER_PIO_4 */	0x0a821842,
	/* XFER_PIO_3 */	0x0a821843,
	/* XFER_PIO_2 */	0x0a821855,
	/* XFER_PIO_1 */	0x0ac218a8,
	/* XFER_PIO_0 */	0x0b02190c
};

static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c86fe62,
	/* XFER_UDMA_5 */	0x1caefe62,	/* 0x1c8afe62 */
	/* XFER_UDMA_4 */	0x1c8afe62,
	/* XFER_UDMA_3 */	0x1c8efe62,
	/* XFER_UDMA_2 */	0x1c92fe62,
	/* XFER_UDMA_1 */	0x1c9afe62,
	/* XFER_UDMA_0 */	0x1c82fe62,

	/* XFER_MW_DMA_2 */	0x2c82fe62,
	/* XFER_MW_DMA_1 */	0x2c82fe66,
	/* XFER_MW_DMA_0 */	0x2c82ff2e,

	/* XFER_PIO_4 */	0x0c82fe62,
	/* XFER_PIO_3 */	0x0c82fe84,
	/* XFER_PIO_2 */	0x0c82fea6,
	/* XFER_PIO_1 */	0x0d02ff26,
	/* XFER_PIO_0 */	0x0d42ff7f
};
Linus Torvalds's avatar
Linus Torvalds committed
366

367 368 369
#define HPT371_ALLOW_ATA133_6		1
#define HPT302_ALLOW_ATA133_6		1
#define HPT372_ALLOW_ATA133_6		1
370
#define HPT370_ALLOW_ATA100_5		0
Linus Torvalds's avatar
Linus Torvalds committed
371 372 373
#define HPT366_ALLOW_ATA66_4		1
#define HPT366_ALLOW_ATA66_3		1

374 375 376 377 378 379 380 381 382
/* Supported ATA clock frequencies */
enum ata_clock {
	ATA_CLOCK_25MHZ,
	ATA_CLOCK_33MHZ,
	ATA_CLOCK_40MHZ,
	ATA_CLOCK_50MHZ,
	ATA_CLOCK_66MHZ,
	NUM_ATA_CLOCKS
};
Linus Torvalds's avatar
Linus Torvalds committed
383

384 385 386 387 388 389 390
struct hpt_timings {
	u32 pio_mask;
	u32 dma_mask;
	u32 ultra_mask;
	u32 *clock_table[NUM_ATA_CLOCKS];
};

391
/*
392
 *	Hold all the HighPoint chip information in one place.
393
 */
Linus Torvalds's avatar
Linus Torvalds committed
394

395
struct hpt_info {
396
	char *chip_name;	/* Chip name */
397
	u8 chip_type;		/* Chip type */
398
	u8 udma_mask;		/* Allowed UltraDMA modes mask. */
399 400
	u8 dpll_clk;		/* DPLL clock in MHz */
	u8 pci_clk;		/* PCI  clock in MHz */
401 402
	struct hpt_timings *timings; /* Chipset timing data */
	u8 clock;		/* ATA clock selected */
403 404
};

405 406 407 408 409 410 411 412 413 414 415 416 417 418
/* Supported HighPoint chips */
enum {
	HPT36x,
	HPT370,
	HPT370A,
	HPT374,
	HPT372,
	HPT372A,
	HPT302,
	HPT371,
	HPT372N,
	HPT302N,
	HPT371N
};
419

420 421 422 423 424 425 426 427 428 429 430
static struct hpt_timings hpt36x_timings = {
	.pio_mask	= 0xc1f8ffff,
	.dma_mask	= 0x303800ff,
	.ultra_mask	= 0x30070000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = twenty_five_base_hpt36x,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt36x,
		[ATA_CLOCK_40MHZ] = forty_base_hpt36x,
		[ATA_CLOCK_50MHZ] = NULL,
		[ATA_CLOCK_66MHZ] = NULL
	}
431
};
432

433 434 435 436 437 438 439 440 441 442 443
static struct hpt_timings hpt37x_timings = {
	.pio_mask	= 0xcfc3ffff,
	.dma_mask	= 0x31c001ff,
	.ultra_mask	= 0x303c0000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = NULL,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt37x,
		[ATA_CLOCK_40MHZ] = NULL,
		[ATA_CLOCK_50MHZ] = fifty_base_hpt37x,
		[ATA_CLOCK_66MHZ] = sixty_six_base_hpt37x
	}
444
};
Linus Torvalds's avatar
Linus Torvalds committed
445

446
static const struct hpt_info hpt36x = {
447
	.chip_name	= "HPT36x",
448
	.chip_type	= HPT36x,
449
	.udma_mask	= HPT366_ALLOW_ATA66_3 ? (HPT366_ALLOW_ATA66_4 ? ATA_UDMA4 : ATA_UDMA3) : ATA_UDMA2,
450
	.dpll_clk	= 0,	/* no DPLL */
451
	.timings	= &hpt36x_timings
452 453
};

454
static const struct hpt_info hpt370 = {
455
	.chip_name	= "HPT370",
456
	.chip_type	= HPT370,
457
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
458
	.dpll_clk	= 48,
459
	.timings	= &hpt37x_timings
460 461
};

462
static const struct hpt_info hpt370a = {
463
	.chip_name	= "HPT370A",
464
	.chip_type	= HPT370A,
465
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
466
	.dpll_clk	= 48,
467
	.timings	= &hpt37x_timings
468 469
};

470
static const struct hpt_info hpt374 = {
471
	.chip_name	= "HPT374",
472
	.chip_type	= HPT374,
473
	.udma_mask	= ATA_UDMA5,
474
	.dpll_clk	= 48,
475
	.timings	= &hpt37x_timings
476 477
};

478
static const struct hpt_info hpt372 = {
479
	.chip_name	= "HPT372",
480
	.chip_type	= HPT372,
481
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
482
	.dpll_clk	= 55,
483
	.timings	= &hpt37x_timings
484 485
};

486
static const struct hpt_info hpt372a = {
487
	.chip_name	= "HPT372A",
488
	.chip_type	= HPT372A,
489
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
490
	.dpll_clk	= 66,
491
	.timings	= &hpt37x_timings
492 493
};

494
static const struct hpt_info hpt302 = {
495
	.chip_name	= "HPT302",
496
	.chip_type	= HPT302,
497
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
498
	.dpll_clk	= 66,
499
	.timings	= &hpt37x_timings
500 501
};

502
static const struct hpt_info hpt371 = {
503
	.chip_name	= "HPT371",
504
	.chip_type	= HPT371,
505
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
506
	.dpll_clk	= 66,
507
	.timings	= &hpt37x_timings
508 509
};

510
static const struct hpt_info hpt372n = {
511
	.chip_name	= "HPT372N",
512
	.chip_type	= HPT372N,
513
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
514
	.dpll_clk	= 77,
515
	.timings	= &hpt37x_timings
516 517
};

518
static const struct hpt_info hpt302n = {
519
	.chip_name	= "HPT302N",
520
	.chip_type	= HPT302N,
521
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
522
	.dpll_clk	= 77,
523
	.timings	= &hpt37x_timings
524 525
};

526
static const struct hpt_info hpt371n = {
527
	.chip_name	= "HPT371N",
528
	.chip_type	= HPT371N,
529
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
530
	.dpll_clk	= 77,
531
	.timings	= &hpt37x_timings
532
};
Linus Torvalds's avatar
Linus Torvalds committed
533

534
static bool check_in_drive_list(ide_drive_t *drive, const char **list)
535
{
536
	return match_string(list, -1, (char *)&drive->id[ATA_ID_PROD]) >= 0;
537
}
Linus Torvalds's avatar
Linus Torvalds committed
538

539 540 541 542 543 544 545 546
static struct hpt_info *hpt3xx_get_info(struct device *dev)
{
	struct ide_host *host	= dev_get_drvdata(dev);
	struct hpt_info *info	= (struct hpt_info *)host->host_priv;

	return dev == host->dev[1] ? info + 1 : info;
}

Linus Torvalds's avatar
Linus Torvalds committed
547
/*
548 549
 * The Marvell bridge chips used on the HighPoint SATA cards do not seem
 * to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...
Linus Torvalds's avatar
Linus Torvalds committed
550
 */
551 552

static u8 hpt3xx_udma_filter(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
553
{
554
	ide_hwif_t *hwif	= drive->hwif;
555
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
556
	u8 mask 		= hwif->ultra_mask;
Linus Torvalds's avatar
Linus Torvalds committed
557

558 559 560 561
	switch (info->chip_type) {
	case HPT36x:
		if (!HPT366_ALLOW_ATA66_4 ||
		    check_in_drive_list(drive, bad_ata66_4))
562
			mask = ATA_UDMA3;
563

564 565
		if (!HPT366_ALLOW_ATA66_3 ||
		    check_in_drive_list(drive, bad_ata66_3))
566
			mask = ATA_UDMA2;
567
		break;
568 569 570 571 572 573 574 575 576 577 578 579 580
	case HPT370:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			mask = ATA_UDMA4;
		break;
	case HPT370A:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			return ATA_UDMA4;
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
581
		if (ata_id_is_sata(drive->id))
582 583
			mask &= ~0x0e;
		/* Fall thru */
584
	default:
585
		return mask;
Linus Torvalds's avatar
Linus Torvalds committed
586
	}
587 588

	return check_in_drive_list(drive, bad_ata33) ? 0x00 : mask;
Linus Torvalds's avatar
Linus Torvalds committed
589 590
}

591 592
static u8 hpt3xx_mdma_filter(ide_drive_t *drive)
{
593
	ide_hwif_t *hwif	= drive->hwif;
594
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
595 596 597 598 599 600

	switch (info->chip_type) {
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
601
		if (ata_id_is_sata(drive->id))
602 603 604 605 606 607 608
			return 0x00;
		/* Fall thru */
	default:
		return 0x07;
	}
}

609
static u32 get_speed_setting(u8 speed, struct hpt_info *info)
Linus Torvalds's avatar
Linus Torvalds committed
610
{
611 612 613 614 615 616 617 618 619 620 621
	int i;

	/*
	 * Lookup the transfer mode table to get the index into
	 * the timing table.
	 *
	 * NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
	 */
	for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
		if (xfer_speeds[i] == speed)
			break;
622 623

	return info->timings->clock_table[info->clock][i];
Linus Torvalds's avatar
Linus Torvalds committed
624 625
}

626
static void hpt3xx_set_mode(ide_hwif_t *hwif, ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
627
{
628
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
629
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
630 631
	struct hpt_timings *t	= info->timings;
	u8  itr_addr		= 0x40 + (drive->dn * 4);
632
	u32 old_itr		= 0;
633
	const u8 speed		= drive->dma_mode;
634
	u32 new_itr		= get_speed_setting(speed, info);
635 636 637
	u32 itr_mask		= speed < XFER_MW_DMA_0 ? t->pio_mask :
				 (speed < XFER_UDMA_0   ? t->dma_mask :
							  t->ultra_mask);
638

639 640
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (old_itr & ~itr_mask) | (new_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
641
	/*
642 643
	 * Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
	 * to avoid problems handling I/O errors later
Linus Torvalds's avatar
Linus Torvalds committed
644
	 */
645
	new_itr &= ~0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
646

647
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
648 649
}

650
static void hpt3xx_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
651
{
652 653
	drive->dma_mode = drive->pio_mode;
	hpt3xx_set_mode(hwif, drive);
Linus Torvalds's avatar
Linus Torvalds committed
654 655
}

656
static void hpt3xx_maskproc(ide_drive_t *drive, int mask)
Linus Torvalds's avatar
Linus Torvalds committed
657
{
658
	ide_hwif_t *hwif	= drive->hwif;
659
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
660
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
661

662
	if ((drive->dev_flags & IDE_DFLAG_NIEN_QUIRK) == 0)
663 664 665 666 667 668 669
		return;

	if (info->chip_type >= HPT370) {
		u8 scr1 = 0;

		pci_read_config_byte(dev, 0x5a, &scr1);
		if (((scr1 & 0x10) >> 4) != mask) {
670
			if (mask)
671
				scr1 |=  0x10;
672
			else
673 674
				scr1 &= ~0x10;
			pci_write_config_byte(dev, 0x5a, scr1);
Linus Torvalds's avatar
Linus Torvalds committed
675
		}
676 677 678 679
	} else if (mask)
		disable_irq(hwif->irq);
	else
		enable_irq(hwif->irq);
Linus Torvalds's avatar
Linus Torvalds committed
680 681 682
}

/*
683
 * This is specific to the HPT366 UDMA chipset
Linus Torvalds's avatar
Linus Torvalds committed
684 685
 * by HighPoint|Triones Technologies, Inc.
 */
686
static void hpt366_dma_lost_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
687
{
688
	struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
689 690 691 692 693 694
	u8 mcr1 = 0, mcr3 = 0, scr1 = 0;

	pci_read_config_byte(dev, 0x50, &mcr1);
	pci_read_config_byte(dev, 0x52, &mcr3);
	pci_read_config_byte(dev, 0x5a, &scr1);
	printk("%s: (%s)  mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
695
		drive->name, __func__, mcr1, mcr3, scr1);
696 697
	if (scr1 & 0x10)
		pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
698
	ide_dma_lost_irq(drive);
Linus Torvalds's avatar
Linus Torvalds committed
699 700
}

701
static void hpt370_clear_engine(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
702
{
703
	ide_hwif_t *hwif = drive->hwif;
704
	struct pci_dev *dev = to_pci_dev(hwif->dev);
705

706
	pci_write_config_byte(dev, hwif->select_data, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
707 708 709
	udelay(10);
}

710 711
static void hpt370_irq_timeout(ide_drive_t *drive)
{
712
	ide_hwif_t *hwif	= drive->hwif;
713
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
714 715 716
	u16 bfifo		= 0;
	u8  dma_cmd;

717
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
718 719 720
	printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo & 0x1ff);

	/* get DMA command mode */
721
	dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
722
	/* stop DMA */
723
	outb(dma_cmd & ~ATA_DMA_START, hwif->dma_base + ATA_DMA_CMD);
724 725 726
	hpt370_clear_engine(drive);
}

727
static void hpt370_dma_start(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
728 729 730 731 732 733 734
{
#ifdef HPT_RESET_STATE_ENGINE
	hpt370_clear_engine(drive);
#endif
	ide_dma_start(drive);
}

735
static int hpt370_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
736
{
737
	ide_hwif_t *hwif	= drive->hwif;
738
	u8  dma_stat		= inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
739

740
	if (dma_stat & ATA_DMA_ACTIVE) {
Linus Torvalds's avatar
Linus Torvalds committed
741 742
		/* wait a little */
		udelay(20);
743
		dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
744
		if (dma_stat & ATA_DMA_ACTIVE)
745
			hpt370_irq_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
746
	}
747
	return ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
748 749 750
}

/* returns 1 if DMA IRQ issued, 0 otherwise */
751
static int hpt374_dma_test_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
752
{
753
	ide_hwif_t *hwif	= drive->hwif;
754
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
755
	u16 bfifo		= 0;
756
	u8  dma_stat;
Linus Torvalds's avatar
Linus Torvalds committed
757

758
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
759 760 761 762 763
	if (bfifo & 0x1FF) {
//		printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
		return 0;
	}

764
	dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
765
	/* return 1 if INTR asserted */
766
	if (dma_stat & ATA_DMA_INTR)
Linus Torvalds's avatar
Linus Torvalds committed
767 768 769 770 771
		return 1;

	return 0;
}

772
static int hpt374_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
773
{
774
	ide_hwif_t *hwif	= drive->hwif;
775
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
776 777 778 779 780 781 782
	u8 mcr	= 0, mcr_addr	= hwif->select_data;
	u8 bwsr = 0, mask	= hwif->channel ? 0x02 : 0x01;

	pci_read_config_byte(dev, 0x6a, &bwsr);
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (bwsr & mask)
		pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
783
	return ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
784 785 786
}

/**
787 788 789
 *	hpt3xxn_set_clock	-	perform clock switching dance
 *	@hwif: hwif to switch
 *	@mode: clocking mode (0x21 for write, 0x23 otherwise)
Linus Torvalds's avatar
Linus Torvalds committed
790
 *
791
 *	Switch the DPLL clock on the HPT3xxN devices. This is a	right mess.
Linus Torvalds's avatar
Linus Torvalds committed
792
 */
793 794

static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
Linus Torvalds's avatar
Linus Torvalds committed
795
{
796 797
	unsigned long base = hwif->extra_base;
	u8 scr2 = inb(base + 0x6b);
798 799 800 801

	if ((scr2 & 0x7f) == mode)
		return;

Linus Torvalds's avatar
Linus Torvalds committed
802
	/* Tristate the bus */
803 804
	outb(0x80, base + 0x63);
	outb(0x80, base + 0x67);
805

Linus Torvalds's avatar
Linus Torvalds committed
806
	/* Switch clock and reset channels */
807 808
	outb(mode, base + 0x6b);
	outb(0xc0, base + 0x69);
809

810 811 812 813
	/*
	 * Reset the state machines.
	 * NOTE: avoid accidentally enabling the disabled channels.
	 */
814 815
	outb(inb(base + 0x60) | 0x32, base + 0x60);
	outb(inb(base + 0x64) | 0x32, base + 0x64);
816

Linus Torvalds's avatar
Linus Torvalds committed
817
	/* Complete reset */
818
	outb(0x00, base + 0x69);
819

Linus Torvalds's avatar
Linus Torvalds committed
820
	/* Reconnect channels to bus */
821 822
	outb(0x00, base + 0x63);
	outb(0x00, base + 0x67);
Linus Torvalds's avatar
Linus Torvalds committed
823 824 825
}

/**
826
 *	hpt3xxn_rw_disk		-	prepare for I/O
Linus Torvalds's avatar
Linus Torvalds committed
827 828 829
 *	@drive: drive for command
 *	@rq: block request structure
 *
830
 *	This is called when a disk I/O is issued to HPT3xxN.
Linus Torvalds's avatar
Linus Torvalds committed
831 832 833
 *	We need it because of the clock switching.
 */

834
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
Linus Torvalds's avatar
Linus Torvalds committed
835
{
836
	hpt3xxn_set_clock(drive->hwif, rq_data_dir(rq) ? 0x21 : 0x23);
Linus Torvalds's avatar
Linus Torvalds committed
837 838
}

839 840 841 842 843 844 845
/**
 *	hpt37x_calibrate_dpll	-	calibrate the DPLL
 *	@dev: PCI device
 *
 *	Perform a calibration cycle on the DPLL.
 *	Returns 1 if this succeeds
 */
846
static int hpt37x_calibrate_dpll(struct pci_dev *dev, u16 f_low, u16 f_high)
Linus Torvalds's avatar
Linus Torvalds committed
847
{
848 849 850
	u32 dpll = (f_high << 16) | f_low | 0x100;
	u8  scr2;
	int i;
851

852
	pci_write_config_dword(dev, 0x5c, dpll);
853

854 855 856 857 858
	/* Wait for oscillator ready */
	for(i = 0; i < 0x5000; ++i) {
		udelay(50);
		pci_read_config_byte(dev, 0x5b, &scr2);
		if (scr2 & 0x80)
859 860
			break;
	}
861 862 863 864 865 866 867 868 869 870 871
	/* See if it stays ready (we'll just bail out if it's not yet) */
	for(i = 0; i < 0x1000; ++i) {
		pci_read_config_byte(dev, 0x5b, &scr2);
		/* DPLL destabilized? */
		if(!(scr2 & 0x80))
			return 0;
	}
	/* Turn off tuning, we have the DPLL set */
	pci_read_config_dword (dev, 0x5c, &dpll);
	pci_write_config_dword(dev, 0x5c, (dpll & ~0x100));
	return 1;
872 873
}

874
static void hpt3xx_disable_fast_irq(struct pci_dev *dev, u8 mcr_addr)
875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903
{
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (&dev->dev == host->dev[1]);
	u8  chip_type		= info->chip_type;
	u8  new_mcr, old_mcr	= 0;

	/*
	 * Disable the "fast interrupt" prediction.  Don't hold off
	 * on interrupts. (== 0x01 despite what the docs say)
	 */
	pci_read_config_byte(dev, mcr_addr + 1, &old_mcr);

	if (chip_type >= HPT374)
		new_mcr = old_mcr & ~0x07;
	else if (chip_type >= HPT370) {
		new_mcr = old_mcr;
		new_mcr &= ~0x02;
#ifdef HPT_DELAY_INTERRUPT
		new_mcr &= ~0x01;
#else
		new_mcr |=  0x01;
#endif
	} else					/* HPT366 and HPT368  */
		new_mcr = old_mcr & ~0x80;

	if (new_mcr != old_mcr)
		pci_write_config_byte(dev, mcr_addr + 1, new_mcr);
}

904
static int init_chipset_hpt366(struct pci_dev *dev)
905
{
906
	unsigned long io_base	= pci_resource_start(dev, 4);
907
	struct hpt_info *info	= hpt3xx_get_info(&dev->dev);
908
	const char *name	= DRV_NAME;
909
	u8 pci_clk,  dpll_clk	= 0;	/* PCI and DPLL clock in MHz */
910
	u8 chip_type;
911 912
	enum ata_clock	clock;

913
	chip_type = info->chip_type;
Linus Torvalds's avatar
Linus Torvalds committed
914

915 916 917 918
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
919

Linus Torvalds's avatar
Linus Torvalds committed
920
	/*
921
	 * First, try to estimate the PCI clock frequency...
Linus Torvalds's avatar
Linus Torvalds committed
922
	 */
923
	if (chip_type >= HPT370) {
924 925 926 927 928 929 930 931 932 933 934 935 936
		u8  scr1  = 0;
		u16 f_cnt = 0;
		u32 temp  = 0;

		/* Interrupt force enable. */
		pci_read_config_byte(dev, 0x5a, &scr1);
		if (scr1 & 0x10)
			pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);

		/*
		 * HighPoint does this for HPT372A.
		 * NOTE: This register is only writeable via I/O space.
		 */
937
		if (chip_type == HPT372A)
938 939 940 941 942 943 944
			outb(0x0e, io_base + 0x9c);

		/*
		 * Default to PCI clock. Make sure MA15/16 are set to output
		 * to prevent drives having problems with 40-pin cables.
		 */
		pci_write_config_byte(dev, 0x5b, 0x23);
945

946 947 948 949 950 951 952 953 954 955
		/*
		 * We'll have to read f_CNT value in order to determine
		 * the PCI clock frequency according to the following ratio:
		 *
		 * f_CNT = Fpci * 192 / Fdpll
		 *
		 * First try reading the register in which the HighPoint BIOS
		 * saves f_CNT value before  reprogramming the DPLL from its
		 * default setting (which differs for the various chips).
		 *
956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975
		 * NOTE: This register is only accessible via I/O space;
		 * HPT374 BIOS only saves it for the function 0, so we have to
		 * always read it from there -- no need to check the result of
		 * pci_get_slot() for the function 0 as the whole device has
		 * been already "pinned" (via function 1) in init_setup_hpt374()
		 */
		if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
			struct pci_dev	*dev1 = pci_get_slot(dev->bus,
							     dev->devfn - 1);
			unsigned long io_base = pci_resource_start(dev1, 4);

			temp =	inl(io_base + 0x90);
			pci_dev_put(dev1);
		} else
			temp =	inl(io_base + 0x90);

		/*
		 * In case the signature check fails, we'll have to
		 * resort to reading the f_CNT register itself in hopes
		 * that nobody has touched the DPLL yet...
976 977 978 979
		 */
		if ((temp & 0xFFFFF000) != 0xABCDE000) {
			int i;

980 981
			printk(KERN_WARNING "%s %s: no clock data saved by "
				"BIOS\n", name, pci_name(dev));
982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002

			/* Calculate the average value of f_CNT. */
			for (temp = i = 0; i < 128; i++) {
				pci_read_config_word(dev, 0x78, &f_cnt);
				temp += f_cnt & 0x1ff;
				mdelay(1);
			}
			f_cnt = temp / 128;
		} else
			f_cnt = temp & 0x1ff;

		dpll_clk = info->dpll_clk;
		pci_clk  = (f_cnt * dpll_clk) / 192;

		/* Clamp PCI clock to bands. */
		if (pci_clk < 40)
			pci_clk = 33;
		else if(pci_clk < 45)
			pci_clk = 40;
		else if(pci_clk < 55)
			pci_clk = 50;
Linus Torvalds's avatar
Linus Torvalds committed
1003
		else
1004
			pci_clk = 66;
1005

1006 1007 1008
		printk(KERN_INFO "%s %s: DPLL base: %d MHz, f_CNT: %d, "
			"assuming %d MHz PCI\n", name, pci_name(dev),
			dpll_clk, f_cnt, pci_clk);
1009
	} else {
1010 1011 1012 1013 1014
		u32 itr1 = 0;

		pci_read_config_dword(dev, 0x40, &itr1);

		/* Detect PCI clock by looking at cmd_high_time. */
1015
		switch ((itr1 >> 8) & 0x0f) {
1016 1017
			case 0x09:
				pci_clk = 40;
1018
				break;
1019 1020
			case 0x05:
				pci_clk = 25;
1021
				break;
1022 1023 1024
			case 0x07:
			default:
				pci_clk = 33;
1025
				break;
Linus Torvalds's avatar
Linus Torvalds committed
1026 1027
		}
	}
1028

1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047
	/* Let's assume we'll use PCI clock for the ATA clock... */
	switch (pci_clk) {
		case 25:
			clock = ATA_CLOCK_25MHZ;
			break;
		case 33:
		default:
			clock = ATA_CLOCK_33MHZ;
			break;
		case 40:
			clock = ATA_CLOCK_40MHZ;
			break;
		case 50:
			clock = ATA_CLOCK_50MHZ;
			break;
		case 66:
			clock = ATA_CLOCK_66MHZ;
			break;
	}
1048

Linus Torvalds's avatar
Linus Torvalds committed
1049
	/*
1050 1051
	 * Only try the DPLL if we don't have a table for the PCI clock that
	 * we are running at for HPT370/A, always use it  for anything newer...
1052
	 *
1053 1054 1055
	 * NOTE: Using the internal DPLL results in slow reads on 33 MHz PCI.
	 * We also  don't like using  the DPLL because this causes glitches
	 * on PRST-/SRST- when the state engine gets reset...
Linus Torvalds's avatar
Linus Torvalds committed
1056
	 */
1057
	if (chip_type >= HPT374 || info->timings->clock_table[clock] == NULL) {
1058 1059 1060 1061 1062 1063 1064
		u16 f_low, delta = pci_clk < 50 ? 2 : 4;
		int adjust;

		 /*
		  * Select 66 MHz DPLL clock only if UltraATA/133 mode is
		  * supported/enabled, use 50 MHz DPLL clock otherwise...
		  */
1065
		if (info->udma_mask == ATA_UDMA6) {
1066 1067 1068 1069 1070 1071
			dpll_clk = 66;
			clock = ATA_CLOCK_66MHZ;
		} else if (dpll_clk) {	/* HPT36x chips don't have DPLL */
			dpll_clk = 50;
			clock = ATA_CLOCK_50MHZ;
		}
1072

1073
		if (info->timings->clock_table[clock] == NULL) {
1074 1075
			printk(KERN_ERR "%s %s: unknown bus timing!\n",
				name, pci_name(dev));
1076
			return -EIO;
Linus Torvalds's avatar
Linus Torvalds committed
1077 1078
		}

1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100
		/* Select the DPLL clock. */
		pci_write_config_byte(dev, 0x5b, 0x21);

		/*
		 * Adjust the DPLL based upon PCI clock, enable it,
		 * and wait for stabilization...
		 */
		f_low = (pci_clk * 48) / dpll_clk;

		for (adjust = 0; adjust < 8; adjust++) {
			if(hpt37x_calibrate_dpll(dev, f_low, f_low + delta))
				break;

			/*
			 * See if it'll settle at a fractionally different clock
			 */
			if (adjust & 1)
				f_low -= adjust >> 1;
			else
				f_low += adjust >> 1;
		}
		if (adjust == 8) {
1101 1102
			printk(KERN_ERR "%s %s: DPLL did not stabilize!\n",
				name, pci_name(dev));
1103 1104 1105
			return -EIO;
		}

1106 1107
		printk(KERN_INFO "%s %s: using %d MHz DPLL clock\n",
			name, pci_name(dev), dpll_clk);
1108 1109 1110 1111
	} else {
		/* Mark the fact that we're not using the DPLL. */
		dpll_clk = 0;

1112 1113
		printk(KERN_INFO "%s %s: using %d MHz PCI clock\n",
			name, pci_name(dev), pci_clk);
1114
	}
1115

1116 1117 1118
	/* Store the clock frequencies. */
	info->dpll_clk	= dpll_clk;
	info->pci_clk	= pci_clk;
1119
	info->clock	= clock;
Linus Torvalds's avatar
Linus Torvalds committed
1120

1121
	if (chip_type >= HPT370) {
1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132
		u8  mcr1, mcr4;

		/*
		 * Reset the state engines.
		 * NOTE: Avoid accidentally enabling the disabled channels.
		 */
		pci_read_config_byte (dev, 0x50, &mcr1);
		pci_read_config_byte (dev, 0x54, &mcr4);
		pci_write_config_byte(dev, 0x50, (mcr1 | 0x32));
		pci_write_config_byte(dev, 0x54, (mcr4 | 0x32));
		udelay(100);
1133
	}
Linus Torvalds's avatar
Linus Torvalds committed
1134

1135 1136 1137 1138 1139
	/*
	 * On  HPT371N, if ATA clock is 66 MHz we must set bit 2 in
	 * the MISC. register to stretch the UltraDMA Tss timing.
	 * NOTE: This register is only writeable via I/O space.
	 */
1140
	if (chip_type == HPT371N && clock == ATA_CLOCK_66MHZ)
1141 1142
		outb(inb(io_base + 0x9c) | 0x04, io_base + 0x9c);

1143 1144 1145
	hpt3xx_disable_fast_irq(dev, 0x50);
	hpt3xx_disable_fast_irq(dev, 0x54);

1146
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1147 1148
}

1149
static u8 hpt3xx_cable_detect(ide_hwif_t *hwif)
1150 1151
{
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
1152
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170
	u8 chip_type		= info->chip_type;
	u8 scr1 = 0, ata66	= hwif->channel ? 0x01 : 0x02;

	/*
	 * The HPT37x uses the CBLID pins as outputs for MA15/MA16
	 * address lines to access an external EEPROM.  To read valid
	 * cable detect state the pins must be enabled as inputs.
	 */
	if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
		/*
		 * HPT374 PCI function 1
		 * - set bit 15 of reg 0x52 to enable TCBLID as input
		 * - set bit 15 of reg 0x56 to enable FCBLID as input
		 */
		u8  mcr_addr = hwif->select_data + 2;
		u16 mcr;

		pci_read_config_word(dev, mcr_addr, &mcr);
1171 1172 1173
		pci_write_config_word(dev, mcr_addr, mcr | 0x8000);
		/* Debounce, then read cable ID register */
		udelay(10);
1174 1175 1176 1177 1178 1179 1180 1181 1182 1183
		pci_read_config_byte(dev, 0x5a, &scr1);
		pci_write_config_word(dev, mcr_addr, mcr);
	} else if (chip_type >= HPT370) {
		/*
		 * HPT370/372 and 374 pcifn 0
		 * - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
		 */
		u8 scr2 = 0;

		pci_read_config_byte(dev, 0x5b, &scr2);
1184 1185 1186
		pci_write_config_byte(dev, 0x5b, scr2 & ~1);
		/* Debounce, then read cable ID register */
		udelay(10);
1187
		pci_read_config_byte(dev, 0x5a, &scr1);
1188
		pci_write_config_byte(dev, 0x5b, scr2);
1189 1190 1191 1192 1193 1194
	} else
		pci_read_config_byte(dev, 0x5a, &scr1);

	return (scr1 & ata66) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
}

1195
static void init_hwif_hpt366(ide_hwif_t *hwif)
Linus Torvalds's avatar
Linus Torvalds committed
1196
{
1197
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
1198
	u8  chip_type		= info->chip_type;
1199 1200

	/* Cache the channel's MISC. control registers' offset */
1201
	hwif->select_data	= hwif->channel ? 0x54 : 0x50;
1202

1203 1204 1205 1206 1207 1208
	/*
	 * HPT3xxN chips have some complications:
	 *
	 * - on 33 MHz PCI we must clock switch
	 * - on 66 MHz PCI we must NOT use the PCI clock
	 */
1209
	if (chip_type >= HPT372N && info->dpll_clk && info->pci_clk < 66) {
1210 1211 1212 1213
		/*
		 * Clock is shared between the channels,
		 * so we'll have to serialize them... :-(
		 */
1214
		hwif->host->host_flags |= IDE_HFLAG_SERIALIZE;
1215 1216
		hwif->rw_disk = &hpt3xxn_rw_disk;
	}
Linus Torvalds's avatar
Linus Torvalds committed
1217 1218
}

1219
static int init_dma_hpt366(ide_hwif_t *hwif,
1220
				     const struct ide_port_info *d)
Linus Torvalds's avatar
Linus Torvalds committed
1221
{
1222
	struct pci_dev *dev = to_pci_dev(hwif->dev);
1223 1224
	unsigned long flags, base = ide_pci_dma_base(hwif, d);
	u8 dma_old, dma_new, masterdma = 0, slavedma = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1225

1226 1227 1228 1229 1230 1231 1232 1233 1234
	if (base == 0)
		return -1;

	hwif->dma_base = base;

	if (ide_pci_check_simplex(hwif, d) < 0)
		return -1;

	if (ide_pci_set_master(dev, d->name) < 0)
1235 1236 1237
		return -1;

	dma_old = inb(base + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1238 1239 1240 1241

	local_irq_save(flags);

	dma_new = dma_old;
1242 1243
	pci_read_config_byte(dev, hwif->channel ? 0x4b : 0x43, &masterdma);
	pci_read_config_byte(dev, hwif->channel ? 0x4f : 0x47,  &slavedma);
Linus Torvalds's avatar
Linus Torvalds committed
1244 1245

	if (masterdma & 0x30)	dma_new |= 0x20;
1246
	if ( slavedma & 0x30)	dma_new |= 0x40;
Linus Torvalds's avatar
Linus Torvalds committed
1247
	if (dma_new != dma_old)
1248
		outb(dma_new, base + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1249 1250

	local_irq_restore(flags);
1251 1252 1253 1254 1255 1256 1257 1258 1259 1260

	printk(KERN_INFO "    %s: BM-DMA at 0x%04lx-0x%04lx\n",
			 hwif->name, base, base + 7);

	hwif->extra_base = base + (hwif->channel ? 8 : 16);

	if (ide_allocate_dma_engine(hwif))
		return -1;

	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1261 1262
}

1263
static void hpt374_init(struct pci_dev *dev, struct pci_dev *dev2)
Linus Torvalds's avatar
Linus Torvalds committed
1264
{
1265 1266 1267
	if (dev2->irq != dev->irq) {
		/* FIXME: we need a core pci_set_interrupt() */
		dev2->irq = dev->irq;
1268
		printk(KERN_INFO DRV_NAME " %s: PCI config space interrupt "
1269
			"fixed\n", pci_name(dev2));
Linus Torvalds's avatar
Linus Torvalds committed
1270 1271 1272
	}
}

1273
static void hpt371_init(struct pci_dev *dev)
1274
{
1275
	u8 mcr1 = 0;
1276

1277 1278 1279 1280 1281 1282 1283 1284
	/*
	 * HPT371 chips physically have only one channel, the secondary one,
	 * but the primary channel registers do exist!  Go figure...
	 * So,  we manually disable the non-existing channel here
	 * (if the BIOS hasn't done this already).
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x04)
1285 1286 1287
		pci_write_config_byte(dev, 0x50, mcr1 & ~0x04);
}

1288
static int hpt36x_init(struct pci_dev *dev, struct pci_dev *dev2)
1289
{
1290
	u8 mcr1 = 0, pin1 = 0, pin2 = 0;
1291

1292 1293 1294 1295 1296 1297 1298
	/*
	 * Now we'll have to force both channels enabled if
	 * at least one of them has been enabled by BIOS...
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x30)
		pci_write_config_byte(dev, 0x50, mcr1 | 0x30);
1299

1300 1301
	pci_read_config_byte(dev,  PCI_INTERRUPT_PIN, &pin1);
	pci_read_config_byte(dev2, PCI_INTERRUPT_PIN, &pin2);
Linus Torvalds's avatar
Linus Torvalds committed
1302

1303
	if (pin1 != pin2 && dev->irq == dev2->irq) {
1304
		printk(KERN_INFO DRV_NAME " %s: onboard version of chipset, "
1305
			"pin1=%d pin2=%d\n", pci_name(dev), pin1, pin2);
1306
		return 1;
1307 1308
	}

1309
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1310 1311
}

1312 1313 1314 1315
#define IDE_HFLAGS_HPT3XX \
	(IDE_HFLAG_NO_ATAPI_DMA | \
	 IDE_HFLAG_OFF_BOARD)

1316 1317 1318 1319 1320 1321 1322 1323 1324
static const struct ide_port_ops hpt3xx_port_ops = {
	.set_pio_mode		= hpt3xx_set_pio_mode,
	.set_dma_mode		= hpt3xx_set_mode,
	.maskproc		= hpt3xx_maskproc,
	.mdma_filter		= hpt3xx_mdma_filter,
	.udma_filter		= hpt3xx_udma_filter,
	.cable_detect		= hpt3xx_cable_detect,
};

1325 1326 1327 1328
static const struct ide_dma_ops hpt37x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_start		= ide_dma_start,
1329 1330
	.dma_end		= hpt374_dma_end,
	.dma_test_irq		= hpt374_dma_test_irq,
1331
	.dma_lost_irq		= ide_dma_lost_irq,
1332
	.dma_timer_expiry	= ide_dma_sff_timer_expiry,
1333
	.dma_sff_read_status	= ide_dma_sff_read_status,
1334 1335
};

1336 1337 1338
static const struct ide_dma_ops hpt370_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
1339 1340
	.dma_start		= hpt370_dma_start,
	.dma_end		= hpt370_dma_end,
1341 1342
	.dma_test_irq		= ide_dma_test_irq,
	.dma_lost_irq		= ide_dma_lost_irq,
1343
	.dma_timer_expiry	= ide_dma_sff_timer_expiry,
1344
	.dma_clear		= hpt370_irq_timeout,
1345
	.dma_sff_read_status	= ide_dma_sff_read_status,
1346 1347
};

1348 1349 1350 1351
static const struct ide_dma_ops hpt36x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_start		= ide_dma_start,
1352
	.dma_end		= ide_dma_end,
1353
	.dma_test_irq		= ide_dma_test_irq,
1354
	.dma_lost_irq		= hpt366_dma_lost_irq,
1355
	.dma_timer_expiry	= ide_dma_sff_timer_expiry,
1356
	.dma_sff_read_status	= ide_dma_sff_read_status,
1357 1358
};

1359
static const struct ide_port_info hpt366_chipsets[] = {
1360 1361
	{	/* 0: HPT36x */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
1362 1363 1364
		.init_chipset	= init_chipset_hpt366,
		.init_hwif	= init_hwif_hpt366,
		.init_dma	= init_dma_hpt366,
1365 1366