cmd64x.c 14.4 KB
Newer Older
1
/*
Linus Torvalds's avatar
Linus Torvalds committed
2 3 4 5 6 7 8 9
 * cmd64x.c: Enable interrupts at initialization time on Ultra/PCI machines.
 *           Due to massive hardware bugs, UltraDMA is only supported
 *           on the 646U2 and not on the 646U.
 *
 * Copyright (C) 1998		Eddie C. Dost  (ecd@skynet.be)
 * Copyright (C) 1998		David S. Miller (davem@redhat.com)
 *
 * Copyright (C) 1999-2002	Andre Hedrick <andre@linux-ide.org>
10
 * Copyright (C) 2007		MontaVista Software, Inc. <source@mvista.com>
Linus Torvalds's avatar
Linus Torvalds committed
11 12 13 14 15 16 17 18 19 20
 */

#include <linux/module.h>
#include <linux/types.h>
#include <linux/pci.h>
#include <linux/ide.h>
#include <linux/init.h>

#include <asm/io.h>

21 22
#define DRV_NAME "cmd64x"

Linus Torvalds's avatar
Linus Torvalds committed
23 24 25 26 27 28 29 30 31 32 33 34
#define CMD_DEBUG 0

#if CMD_DEBUG
#define cmdprintk(x...)	printk(x)
#else
#define cmdprintk(x...)
#endif

/*
 * CMD64x specific registers definition.
 */
#define CFR		0x50
35
#define   CFR_INTR_CH0		0x04
Linus Torvalds's avatar
Linus Torvalds committed
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

#define	CMDTIM		0x52
#define	ARTTIM0		0x53
#define	DRWTIM0		0x54
#define ARTTIM1 	0x55
#define DRWTIM1		0x56
#define ARTTIM23	0x57
#define   ARTTIM23_DIS_RA2	0x04
#define   ARTTIM23_DIS_RA3	0x08
#define   ARTTIM23_INTR_CH1	0x10
#define DRWTIM2		0x58
#define BRST		0x59
#define DRWTIM3		0x5b

#define BMIDECR0	0x70
#define MRDMODE		0x71
#define   MRDMODE_INTR_CH0	0x04
#define   MRDMODE_INTR_CH1	0x08
#define UDIDETCR0	0x73
#define DTPR0		0x74
#define BMIDECR1	0x78
#define BMIDECSR	0x79
#define UDIDETCR1	0x7B
#define DTPR1		0x7C

61 62 63 64 65
static u8 quantize_timing(int timing, int quant)
{
	return (timing + quant - 1) / quant;
}

Linus Torvalds's avatar
Linus Torvalds committed
66
/*
67 68
 * This routine calculates active/recovery counts and then writes them into
 * the chipset registers.
Linus Torvalds's avatar
Linus Torvalds committed
69
 */
70
static void program_cycle_times (ide_drive_t *drive, int cycle_time, int active_time)
Linus Torvalds's avatar
Linus Torvalds committed
71
{
72
	struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
73
	int clock_time = 1000 / (ide_pci_clk ? ide_pci_clk : 33);
74 75
	u8  cycle_count, active_count, recovery_count, drwtim;
	static const u8 recovery_values[] =
Linus Torvalds's avatar
Linus Torvalds committed
76
		{15, 15, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0};
77 78 79 80 81 82 83 84 85
	static const u8 drwtim_regs[4] = {DRWTIM0, DRWTIM1, DRWTIM2, DRWTIM3};

	cmdprintk("program_cycle_times parameters: total=%d, active=%d\n",
		  cycle_time, active_time);

	cycle_count	= quantize_timing( cycle_time, clock_time);
	active_count	= quantize_timing(active_time, clock_time);
	recovery_count	= cycle_count - active_count;

Linus Torvalds's avatar
Linus Torvalds committed
86
	/*
87 88
	 * In case we've got too long recovery phase, try to lengthen
	 * the active phase
Linus Torvalds's avatar
Linus Torvalds committed
89
	 */
90 91 92
	if (recovery_count > 16) {
		active_count += recovery_count - 16;
		recovery_count = 16;
Linus Torvalds's avatar
Linus Torvalds committed
93
	}
94 95 96 97 98
	if (active_count > 16)		/* shouldn't actually happen... */
	 	active_count = 16;

	cmdprintk("Final counts: total=%d, active=%d, recovery=%d\n",
		  cycle_count, active_count, recovery_count);
Linus Torvalds's avatar
Linus Torvalds committed
99 100 101 102

	/*
	 * Convert values to internal chipset representation
	 */
103 104
	recovery_count = recovery_values[recovery_count];
 	active_count  &= 0x0f;
Linus Torvalds's avatar
Linus Torvalds committed
105

106 107 108 109
	/* Program the active/recovery counts into the DRWTIM register */
	drwtim = (active_count << 4) | recovery_count;
	(void) pci_write_config_byte(dev, drwtim_regs[drive->dn], drwtim);
	cmdprintk("Write 0x%02x to reg 0x%x\n", drwtim, drwtim_regs[drive->dn]);
Linus Torvalds's avatar
Linus Torvalds committed
110 111 112
}

/*
113 114
 * This routine writes into the chipset registers
 * PIO setup/active/recovery timings.
Linus Torvalds's avatar
Linus Torvalds committed
115
 */
116
static void cmd64x_tune_pio(ide_drive_t *drive, const u8 pio)
Linus Torvalds's avatar
Linus Torvalds committed
117
{
118
	ide_hwif_t *hwif	= drive->hwif;
119
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
120
	struct ide_timing *t	= ide_timing_find_mode(XFER_PIO_0 + pio);
121
	unsigned int cycle_time;
122 123
	u8 setup_count, arttim = 0;

124 125
	static const u8 setup_values[] = {0x40, 0x40, 0x40, 0x80, 0, 0xc0};
	static const u8 arttim_regs[4] = {ARTTIM0, ARTTIM1, ARTTIM23, ARTTIM23};
126

127
	cycle_time = ide_pio_cycle_time(drive, pio);
Linus Torvalds's avatar
Linus Torvalds committed
128

129
	program_cycle_times(drive, cycle_time, t->active);
Linus Torvalds's avatar
Linus Torvalds committed
130

131
	setup_count = quantize_timing(t->setup,
132
			1000 / (ide_pci_clk ? ide_pci_clk : 33));
133 134 135 136 137 138 139 140

	/*
	 * The primary channel has individual address setup timing registers
	 * for each drive and the hardware selects the slowest timing itself.
	 * The secondary channel has one common register and we have to select
	 * the slowest address setup timing ourselves.
	 */
	if (hwif->channel) {
141
		ide_drive_t *pair = ide_get_pair_dev(drive);
142 143

		drive->drive_data = setup_count;
144 145 146

		if (pair)
			setup_count = max_t(u8, setup_count, pair->drive_data);
Linus Torvalds's avatar
Linus Torvalds committed
147 148
	}

149 150 151
	if (setup_count > 5)		/* shouldn't actually happen... */
		setup_count = 5;
	cmdprintk("Final address setup count: %d\n", setup_count);
Linus Torvalds's avatar
Linus Torvalds committed
152

153 154 155 156 157 158 159 160 161 162 163
	/*
	 * Program the address setup clocks into the ARTTIM registers.
	 * Avoid clearing the secondary channel's interrupt bit.
	 */
	(void) pci_read_config_byte (dev, arttim_regs[drive->dn], &arttim);
	if (hwif->channel)
		arttim &= ~ARTTIM23_INTR_CH1;
	arttim &= ~0xc0;
	arttim |= setup_values[setup_count];
	(void) pci_write_config_byte(dev, arttim_regs[drive->dn], arttim);
	cmdprintk("Write 0x%02x to reg 0x%x\n", arttim, arttim_regs[drive->dn]);
164 165 166 167
}

/*
 * Attempts to set drive's PIO mode.
168
 * Special cases are 8: prefetch off, 9: prefetch on (both never worked)
169
 */
170 171

static void cmd64x_set_pio_mode(ide_drive_t *drive, const u8 pio)
172 173 174 175 176 177 178 179
{
	/*
	 * Filter out the prefetch control values
	 * to prevent PIO5 from being programmed
	 */
	if (pio == 8 || pio == 9)
		return;

180
	cmd64x_tune_pio(drive, pio);
Linus Torvalds's avatar
Linus Torvalds committed
181 182
}

183
static void cmd64x_set_dma_mode(ide_drive_t *drive, const u8 speed)
Linus Torvalds's avatar
Linus Torvalds committed
184
{
185
	ide_hwif_t *hwif	= drive->hwif;
186
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
187 188
	u8 unit			= drive->dn & 0x01;
	u8 regU = 0, pciU	= hwif->channel ? UDIDETCR1 : UDIDETCR0;
Linus Torvalds's avatar
Linus Torvalds committed
189

190
	if (speed >= XFER_SW_DMA_0) {
Linus Torvalds's avatar
Linus Torvalds committed
191 192 193 194 195
		(void) pci_read_config_byte(dev, pciU, &regU);
		regU &= ~(unit ? 0xCA : 0x35);
	}

	switch(speed) {
196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222
	case XFER_UDMA_5:
		regU |= unit ? 0x0A : 0x05;
		break;
	case XFER_UDMA_4:
		regU |= unit ? 0x4A : 0x15;
		break;
	case XFER_UDMA_3:
		regU |= unit ? 0x8A : 0x25;
		break;
	case XFER_UDMA_2:
		regU |= unit ? 0x42 : 0x11;
		break;
	case XFER_UDMA_1:
		regU |= unit ? 0x82 : 0x21;
		break;
	case XFER_UDMA_0:
		regU |= unit ? 0xC2 : 0x31;
		break;
	case XFER_MW_DMA_2:
		program_cycle_times(drive, 120, 70);
		break;
	case XFER_MW_DMA_1:
		program_cycle_times(drive, 150, 80);
		break;
	case XFER_MW_DMA_0:
		program_cycle_times(drive, 480, 215);
		break;
Linus Torvalds's avatar
Linus Torvalds committed
223 224
	}

225
	if (speed >= XFER_SW_DMA_0)
Linus Torvalds's avatar
Linus Torvalds committed
226 227 228
		(void) pci_write_config_byte(dev, pciU, regU);
}

229
static int cmd648_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
230
{
231
	ide_hwif_t *hwif	= drive->hwif;
232
	unsigned long base	= hwif->dma_base - (hwif->channel * 8);
233
	int err			= ide_dma_end(drive);
234 235
	u8  irq_mask		= hwif->channel ? MRDMODE_INTR_CH1 :
						  MRDMODE_INTR_CH0;
236
	u8  mrdmode		= inb(base + 1);
237 238

	/* clear the interrupt bit */
239
	outb((mrdmode & ~(MRDMODE_INTR_CH0 | MRDMODE_INTR_CH1)) | irq_mask,
240
	     base + 1);
241 242

	return err;
Linus Torvalds's avatar
Linus Torvalds committed
243 244
}

245
static int cmd64x_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
246
{
247
	ide_hwif_t *hwif	= drive->hwif;
248
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
249 250 251 252
	int irq_reg		= hwif->channel ? ARTTIM23 : CFR;
	u8  irq_mask		= hwif->channel ? ARTTIM23_INTR_CH1 :
						  CFR_INTR_CH0;
	u8  irq_stat		= 0;
253
	int err			= ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
254

255 256 257 258 259 260 261
	(void) pci_read_config_byte(dev, irq_reg, &irq_stat);
	/* clear the interrupt bit */
	(void) pci_write_config_byte(dev, irq_reg, irq_stat | irq_mask);

	return err;
}

262
static int cmd648_dma_test_irq(ide_drive_t *drive)
263
{
264
	ide_hwif_t *hwif	= drive->hwif;
265
	unsigned long base	= hwif->dma_base - (hwif->channel * 8);
266 267
	u8 irq_mask		= hwif->channel ? MRDMODE_INTR_CH1 :
						  MRDMODE_INTR_CH0;
268
	u8 dma_stat		= inb(hwif->dma_base + ATA_DMA_STATUS);
269
	u8 mrdmode		= inb(base + 1);
270 271 272 273 274 275 276 277 278 279 280 281 282

#ifdef DEBUG
	printk("%s: dma_stat: 0x%02x mrdmode: 0x%02x irq_mask: 0x%02x\n",
	       drive->name, dma_stat, mrdmode, irq_mask);
#endif
	if (!(mrdmode & irq_mask))
		return 0;

	/* return 1 if INTR asserted */
	if (dma_stat & 4)
		return 1;

	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
283 284
}

285
static int cmd64x_dma_test_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
286
{
287
	ide_hwif_t *hwif	= drive->hwif;
288
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
289 290 291
	int irq_reg		= hwif->channel ? ARTTIM23 : CFR;
	u8  irq_mask		= hwif->channel ? ARTTIM23_INTR_CH1 :
						  CFR_INTR_CH0;
292
	u8  dma_stat		= inb(hwif->dma_base + ATA_DMA_STATUS);
293
	u8  irq_stat		= 0;
294 295

	(void) pci_read_config_byte(dev, irq_reg, &irq_stat);
Linus Torvalds's avatar
Linus Torvalds committed
296 297

#ifdef DEBUG
298 299
	printk("%s: dma_stat: 0x%02x irq_stat: 0x%02x irq_mask: 0x%02x\n",
	       drive->name, dma_stat, irq_stat, irq_mask);
Linus Torvalds's avatar
Linus Torvalds committed
300
#endif
301
	if (!(irq_stat & irq_mask))
Linus Torvalds's avatar
Linus Torvalds committed
302 303 304
		return 0;

	/* return 1 if INTR asserted */
305
	if (dma_stat & 4)
Linus Torvalds's avatar
Linus Torvalds committed
306 307 308 309 310 311 312 313 314 315
		return 1;

	return 0;
}

/*
 * ASUS P55T2P4D with CMD646 chipset revision 0x01 requires the old
 * event order for DMA transfers.
 */

316
static int cmd646_1_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
317
{
318
	ide_hwif_t *hwif = drive->hwif;
Linus Torvalds's avatar
Linus Torvalds committed
319 320 321 322
	u8 dma_stat = 0, dma_cmd = 0;

	drive->waiting_for_dma = 0;
	/* get DMA status */
323
	dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
324
	/* read DMA command state */
325
	dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
Linus Torvalds's avatar
Linus Torvalds committed
326
	/* stop DMA */
327
	outb(dma_cmd & ~1, hwif->dma_base + ATA_DMA_CMD);
Linus Torvalds's avatar
Linus Torvalds committed
328
	/* clear the INTR & ERROR bits */
329
	outb(dma_stat | 6, hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
330 331 332 333 334 335
	/* and free any DMA resources */
	ide_destroy_dmatable(drive);
	/* verify good DMA status */
	return (dma_stat & 7) != 4;
}

336
static unsigned int init_chipset_cmd64x(struct pci_dev *dev)
Linus Torvalds's avatar
Linus Torvalds committed
337 338 339 340 341 342 343
{
	u8 mrdmode = 0;

	/* Set a good latency timer and cache line size value. */
	(void) pci_write_config_byte(dev, PCI_LATENCY_TIMER, 64);
	/* FIXME: pci_set_master() to ensure a good latency timer value */

344 345 346 347 348 349
	/*
	 * Enable interrupts, select MEMORY READ LINE for reads.
	 *
	 * NOTE: although not mentioned in the PCI0646U specs,
	 * bits 0-1 are write only and won't be read back as
	 * set or not -- PCI0646U2 specs clarify this point.
Linus Torvalds's avatar
Linus Torvalds committed
350
	 */
351 352 353
	(void) pci_read_config_byte (dev, MRDMODE, &mrdmode);
	mrdmode &= ~0x30;
	(void) pci_write_config_byte(dev, MRDMODE, (mrdmode | 0x02));
Linus Torvalds's avatar
Linus Torvalds committed
354 355 356 357

	return 0;
}

358
static u8 cmd64x_cable_detect(ide_hwif_t *hwif)
Linus Torvalds's avatar
Linus Torvalds committed
359
{
360
	struct pci_dev  *dev	= to_pci_dev(hwif->dev);
361
	u8 bmidecsr = 0, mask	= hwif->channel ? 0x02 : 0x01;
Linus Torvalds's avatar
Linus Torvalds committed
362

363 364 365 366
	switch (dev->device) {
	case PCI_DEVICE_ID_CMD_648:
	case PCI_DEVICE_ID_CMD_649:
 		pci_read_config_byte(dev, BMIDECSR, &bmidecsr);
367
		return (bmidecsr & mask) ? ATA_CBL_PATA80 : ATA_CBL_PATA40;
368
	default:
369
		return ATA_CBL_PATA40;
Linus Torvalds's avatar
Linus Torvalds committed
370 371 372
	}
}

373 374 375 376 377 378
static const struct ide_port_ops cmd64x_port_ops = {
	.set_pio_mode		= cmd64x_set_pio_mode,
	.set_dma_mode		= cmd64x_set_dma_mode,
	.cable_detect		= cmd64x_cable_detect,
};

379 380 381 382 383
static const struct ide_dma_ops cmd64x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_exec_cmd		= ide_dma_exec_cmd,
	.dma_start		= ide_dma_start,
384 385
	.dma_end		= cmd64x_dma_end,
	.dma_test_irq		= cmd64x_dma_test_irq,
386 387
	.dma_lost_irq		= ide_dma_lost_irq,
	.dma_timeout		= ide_dma_timeout,
388
	.dma_sff_read_status	= ide_dma_sff_read_status,
389 390
};

391 392 393 394 395
static const struct ide_dma_ops cmd646_rev1_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_exec_cmd		= ide_dma_exec_cmd,
	.dma_start		= ide_dma_start,
396
	.dma_end		= cmd646_1_dma_end,
397 398 399
	.dma_test_irq		= ide_dma_test_irq,
	.dma_lost_irq		= ide_dma_lost_irq,
	.dma_timeout		= ide_dma_timeout,
400
	.dma_sff_read_status	= ide_dma_sff_read_status,
401 402
};

403 404 405 406 407
static const struct ide_dma_ops cmd648_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_exec_cmd		= ide_dma_exec_cmd,
	.dma_start		= ide_dma_start,
408 409
	.dma_end		= cmd648_dma_end,
	.dma_test_irq		= cmd648_dma_test_irq,
410 411
	.dma_lost_irq		= ide_dma_lost_irq,
	.dma_timeout		= ide_dma_timeout,
412
	.dma_sff_read_status	= ide_dma_sff_read_status,
413 414
};

415
static const struct ide_port_info cmd64x_chipsets[] __devinitdata = {
416 417
	{	/* 0: CMD643 */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
418
		.init_chipset	= init_chipset_cmd64x,
419
		.enablebits	= {{0x00,0x00,0x00}, {0x51,0x08,0x08}},
420
		.port_ops	= &cmd64x_port_ops,
421
		.dma_ops	= &cmd64x_dma_ops,
422
		.host_flags	= IDE_HFLAG_CLEAR_SIMPLEX |
423
				  IDE_HFLAG_ABUSE_PREFETCH,
424
		.pio_mask	= ATA_PIO5,
425
		.mwdma_mask	= ATA_MWDMA2,
426
		.udma_mask	= 0x00, /* no udma */
427 428 429
	},
	{	/* 1: CMD646 */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
430
		.init_chipset	= init_chipset_cmd64x,
431
		.enablebits	= {{0x51,0x04,0x04}, {0x51,0x08,0x08}},
432
		.port_ops	= &cmd64x_port_ops,
433
		.dma_ops	= &cmd648_dma_ops,
434 435
		.host_flags	= IDE_HFLAG_SERIALIZE |
				  IDE_HFLAG_ABUSE_PREFETCH,
436
		.pio_mask	= ATA_PIO5,
437 438
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA2,
439 440 441
	},
	{	/* 2: CMD648 */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
442
		.init_chipset	= init_chipset_cmd64x,
443
		.enablebits	= {{0x51,0x04,0x04}, {0x51,0x08,0x08}},
444
		.port_ops	= &cmd64x_port_ops,
445
		.dma_ops	= &cmd648_dma_ops,
446
		.host_flags	= IDE_HFLAG_ABUSE_PREFETCH,
447
		.pio_mask	= ATA_PIO5,
448 449
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA4,
450 451 452
	},
	{	/* 3: CMD649 */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
453
		.init_chipset	= init_chipset_cmd64x,
454
		.enablebits	= {{0x51,0x04,0x04}, {0x51,0x08,0x08}},
455
		.port_ops	= &cmd64x_port_ops,
456
		.dma_ops	= &cmd648_dma_ops,
457
		.host_flags	= IDE_HFLAG_ABUSE_PREFETCH,
458
		.pio_mask	= ATA_PIO5,
459 460
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA5,
Linus Torvalds's avatar
Linus Torvalds committed
461 462 463 464 465
	}
};

static int __devinit cmd64x_init_one(struct pci_dev *dev, const struct pci_device_id *id)
{
466
	struct ide_port_info d;
467 468 469 470
	u8 idx = id->driver_data;

	d = cmd64x_chipsets[idx];

471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499
	if (idx == 1) {
		/*
		 * UltraDMA only supported on PCI646U and PCI646U2, which
		 * correspond to revisions 0x03, 0x05 and 0x07 respectively.
		 * Actually, although the CMD tech support people won't
		 * tell me the details, the 0x03 revision cannot support
		 * UDMA correctly without hardware modifications, and even
		 * then it only works with Quantum disks due to some
		 * hold time assumptions in the 646U part which are fixed
		 * in the 646U2.
		 *
		 * So we only do UltraDMA on revision 0x05 and 0x07 chipsets.
		 */
		if (dev->revision < 5) {
			d.udma_mask = 0x00;
			/*
			 * The original PCI0646 didn't have the primary
			 * channel enable bit, it appeared starting with
			 * PCI0646U (i.e. revision ID 3).
			 */
			if (dev->revision < 3) {
				d.enablebits[0].reg = 0;
				if (dev->revision == 1)
					d.dma_ops = &cmd646_rev1_dma_ops;
				else
					d.dma_ops = &cmd64x_dma_ops;
			}
		}
	}
500

501
	return ide_pci_init_one(dev, &d, NULL);
Linus Torvalds's avatar
Linus Torvalds committed
502 503
}

504 505 506 507 508
static const struct pci_device_id cmd64x_pci_tbl[] = {
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_643), 0 },
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_646), 1 },
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_648), 2 },
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_649), 3 },
Linus Torvalds's avatar
Linus Torvalds committed
509 510 511 512
	{ 0, },
};
MODULE_DEVICE_TABLE(pci, cmd64x_pci_tbl);

513
static struct pci_driver cmd64x_pci_driver = {
Linus Torvalds's avatar
Linus Torvalds committed
514 515 516
	.name		= "CMD64x_IDE",
	.id_table	= cmd64x_pci_tbl,
	.probe		= cmd64x_init_one,
517
	.remove		= ide_pci_remove,
518 519
	.suspend	= ide_pci_suspend,
	.resume		= ide_pci_resume,
Linus Torvalds's avatar
Linus Torvalds committed
520 521
};

522
static int __init cmd64x_ide_init(void)
Linus Torvalds's avatar
Linus Torvalds committed
523
{
524
	return ide_pci_register_driver(&cmd64x_pci_driver);
Linus Torvalds's avatar
Linus Torvalds committed
525 526
}

527 528
static void __exit cmd64x_ide_exit(void)
{
529
	pci_unregister_driver(&cmd64x_pci_driver);
530 531
}

Linus Torvalds's avatar
Linus Torvalds committed
532
module_init(cmd64x_ide_init);
533
module_exit(cmd64x_ide_exit);
Linus Torvalds's avatar
Linus Torvalds committed
534 535 536 537

MODULE_AUTHOR("Eddie Dost, David Miller, Andre Hedrick");
MODULE_DESCRIPTION("PCI driver module for CMD64x IDE");
MODULE_LICENSE("GPL");