- 09 May, 2015 3 commits
-
-
Hante Meuleman authored
With PCIE it is possible to support multiple devices with the same device type. They all load the same nvram file. In order to support this the nvram can specify which part of the nvram is for which pcie device. This patch adds support for these new types of nvram files. Reviewed-by:
Arend Van Spriel <arend@broadcom.com> Reviewed-by:
Franky (Zhenhui) Lin <frankyl@broadcom.com> Reviewed-by:
Pieter-Paul Giesberts <pieterpg@broadcom.com> Reviewed-by:
Daniel (Deognyoun) Kim <dekim@broadcom.com> Signed-off-by:
Hante Meuleman <meuleman@broadcom.com> Signed-off-by:
Kalle Valo <kvalo@codeaurora.org>
-
Hante Meuleman authored
Reviewed-by:
-
Arend van Spriel authored
This patch adds support for the BCM4358 2x2 11ac device. Reviewed-by:
-
- 20 Mar, 2015 3 commits
-
-
Arend van Spriel authored
There are no known BCM4354 PCIe devices released so removing support from the driver until proven otherwise. Reviewed-by:
-
Arend van Spriel authored
The BCM4356 PCIe wireless device was added recently but overlooked the fact that the MODULE_FIRMWARE() macros were missing for the firmwares needed by this device. Reviewed-by:
-
Hante Meuleman authored
Reviewed-by:
-
- 13 Mar, 2015 2 commits
-
-
Arend van Spriel authored
Make the brcmf_chip_attach() function responsible for putting the device in a state where it is accessible for firmware download. Reviewed-by:
-
Arend van Spriel authored
The functions brcmf_chip_[enter/exit]_download() are not exclusively used for firmware download so rename these more appropriate. Reviewed-by:
-
- 29 Jan, 2015 1 commit
-
-
Hante Meuleman authored
Each bus driver is maintaing an exported bus state indicating if upper layers can or cannot send data. SDIO is using this state also for more private states. This makes handling the states and state changes complex. This patch minimises the exposed states and makes SDIO keep track of an internal state where necessary. Reviewed-by:
-
- 06 Jan, 2015 1 commit
-
-
Hante Meuleman authored
The physical addresses being used by pcie and msgbuf were using a cast to long, which incorrectly caused it to limit the address to 32bit. Now explicit u64 is used where needed. Reviewed-by:
-
- 04 Dec, 2014 2 commits
-
-
Franky Lin authored
Use single message MSI to replace legacy interrupt. Reviewed-by:
John W. Linville <linville@tuxdriver.com>
-
Hante Meuleman authored
Some 43602 devices are band specific and identify themselves with different PCIE device ID. This patch adds support for the 43602 2.4G and 5.0G devices used in for example R8000 router. Reviewed-by:
-
- 20 Nov, 2014 1 commit
-
-
Johannes Berg authored
This is a specific implementation, <asm/unaligned.h> is the multiplexer that has the arch-specific knowledge of which of the implementations needs to be used, so include that. This issue was revealed by kbuild testing when <asm/unaligned.h> was added in <linux/ieee80211.h> resulting in redefinition of get_unaligned_be16 (and probably others). Cc: stable@vger.kernel.org # v3.17 Reported-by:
Fengguang Wu <fengguang.wu@intel.com> Signed-off-by:
Johannes Berg <johannes.berg@intel.com> Signed-off-by:
-
- 30 Oct, 2014 2 commits
-
-
Hante Meuleman authored
Reviewed-by:
-
Hante Meuleman authored
Reviewed-by:
-
- 30 Sep, 2014 1 commit
-
-
Hante Meuleman authored
Add basic wowl (magic packet and disconnect) support. This patch adds this support only for PCIE bus devices. This feature requires FW which has support for wowl built in. Reviewed-by:
-
- 11 Aug, 2014 1 commit
-
-
Arend van Spriel authored
Running coccicheck on brcm80211 drivers resulted in following report: $ make coccicheck MODE=report M=drivers/net/wireless/brcm80211 drivers/net/wireless/brcm80211/brcmfmac/pcie.c:595:2-43: code aligned with following code on line 596 It revealed that due to a merge failure a block statement lost its curly braces where it should not. Signed-off-by:
-
- 31 Jul, 2014 2 commits
-
-
Hante Meuleman authored
When a pcie device gets reset then the low power modes l1 and l2 should be temporarily disabled. Reviewed-by:
-
Hante Meuleman authored
This patch will add PCIe support. With this patch the PCIe chipsets 43602, 4354, 4356, 43567, and 43570 will be supported. Reviewed-by:
-
