Commit 6d9ffe6a authored by Ondrej Zary's avatar Ondrej Zary Committed by James Bottomley

aha1542: Use BIT() macro

Signed-off-by: default avatarOndrej Zary <linux@rainbow-software.org>
Reviewed-by: default avatarChristoph Hellwig <hch@lst.de>
Signed-off-by: default avatarJames Bottomley <JBottomley@Odin.com>
parent f232d538
...@@ -36,29 +36,30 @@ ...@@ -36,29 +36,30 @@
/* I/O Port interface 4.2 */ /* I/O Port interface 4.2 */
/* READ */ /* READ */
#define STATUS(base) base #define STATUS(base) base
#define STST 0x80 /* Self Test in Progress */ #define STST BIT(7) /* Self Test in Progress */
#define DIAGF 0x40 /* Internal Diagnostic Failure */ #define DIAGF BIT(6) /* Internal Diagnostic Failure */
#define INIT 0x20 /* Mailbox Initialization Required */ #define INIT BIT(5) /* Mailbox Initialization Required */
#define IDLE 0x10 /* SCSI Host Adapter Idle */ #define IDLE BIT(4) /* SCSI Host Adapter Idle */
#define CDF 0x08 /* Command/Data Out Port Full */ #define CDF BIT(3) /* Command/Data Out Port Full */
#define DF 0x04 /* Data In Port Full */ #define DF BIT(2) /* Data In Port Full */
#define INVDCMD 0x01 /* Invalid H A Command */ /* BIT(1) is reserved */
#define STATMASK 0xfd /* 0x02 is reserved */ #define INVDCMD BIT(0) /* Invalid H A Command */
#define STATMASK (STST | DIAGF | INIT | IDLE | CDF | DF | INVDCMD)
#define INTRFLAGS(base) (STATUS(base)+2) #define INTRFLAGS(base) (STATUS(base)+2)
#define ANYINTR 0x80 /* Any Interrupt */ #define ANYINTR BIT(7) /* Any Interrupt */
#define SCRD 0x08 /* SCSI Reset Detected */ #define SCRD BIT(3) /* SCSI Reset Detected */
#define HACC 0x04 /* HA Command Complete */ #define HACC BIT(2) /* HA Command Complete */
#define MBOA 0x02 /* MBO Empty */ #define MBOA BIT(1) /* MBO Empty */
#define MBIF 0x01 /* MBI Full */ #define MBIF BIT(0) /* MBI Full */
#define INTRMASK 0x8f #define INTRMASK (ANYINTR | SCRD | HACC | MBOA | MBIF)
/* WRITE */ /* WRITE */
#define CONTROL(base) STATUS(base) #define CONTROL(base) STATUS(base)
#define HRST 0x80 /* Hard Reset */ #define HRST BIT(7) /* Hard Reset */
#define SRST 0x40 /* Soft Reset */ #define SRST BIT(6) /* Soft Reset */
#define IRST 0x20 /* Interrupt Reset */ #define IRST BIT(5) /* Interrupt Reset */
#define SCRST 0x10 /* SCSI Bus Reset */ #define SCRST BIT(4) /* SCSI Bus Reset */
/* READ/WRITE */ /* READ/WRITE */
#define DATA(base) (STATUS(base)+1) #define DATA(base) (STATUS(base)+1)
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment