Commit 65f1f5a2 authored by Ralf Baechle's avatar Ralf Baechle

Don't copy SB1 cache error handler to uncached memory.

    
This may have made sense on a paranoid day with pass 1 BCM1250 processors
that were throwing cache error exception left and right for no good
reason.  On modern silicion that hardly makes sense and the code had
gotten just an obscurity ...
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 5090dfb5
...@@ -503,7 +503,6 @@ void sb1_cache_init(void) ...@@ -503,7 +503,6 @@ void sb1_cache_init(void)
/* Special cache error handler for SB1 */ /* Special cache error handler for SB1 */
set_uncached_handler (0x100, &except_vec2_sb1, 0x80); set_uncached_handler (0x100, &except_vec2_sb1, 0x80);
memcpy((void *)KSEG1ADDR(&handle_vec2_sb1), &handle_vec2_sb1, 0x80);
probe_cache_sizes(); probe_cache_sizes();
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment