Skip to content
  • Stephen Boyd's avatar
    Revert "clk: avoid circular clock topology" · fa459711
    Stephen Boyd authored
    This reverts commit 858d5881
    
    .
    
    Joachim reports that this commit breaks lpc18xx boot. This is
    because the hardware has circular clk topology where PLLs can
    feed into dividers and the same dividers can feed into the PLLs.
    The hardware is designed this way so that you can choose to put
    the divider before the PLL or after the PLL depending on what you
    configure to be the parent of the divider and what you configure
    to be the parent of the PLL.
    
    So let's drop this patch for now because we have hardware that
    actually has loops. A future patch could check for circular
    parents when we change parents and fail the switch, but that's
    probably best left to some debugging Kconfig option so that we
    don't suffer the sanity checking cost all the time.
    
    Reported-by: default avatarJoachim Eastwood <manabian@gmail.com>
    Cc: Masahiro Yamada <yamada.masahiro@socionext.com>
    Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
    fa459711