hw.h 30.5 KB
Newer Older
1
/*
2
 * Copyright (c) 2008-2011 Atheros Communications Inc.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#ifndef HW_H
#define HW_H

#include <linux/if_ether.h>
#include <linux/delay.h>
Sujith's avatar
Sujith committed
22
23
24
25
26
27
28
29
#include <linux/io.h>

#include "mac.h"
#include "ani.h"
#include "eeprom.h"
#include "calib.h"
#include "reg.h"
#include "phy.h"
30
#include "btcoex.h"
Sujith's avatar
Sujith committed
31

32
#include "../regd.h"
33

Sujith's avatar
Sujith committed
34
#define ATHEROS_VENDOR_ID	0x168c
35

Sujith's avatar
Sujith committed
36
37
38
39
40
41
#define AR5416_DEVID_PCI	0x0023
#define AR5416_DEVID_PCIE	0x0024
#define AR9160_DEVID_PCI	0x0027
#define AR9280_DEVID_PCI	0x0029
#define AR9280_DEVID_PCIE	0x002a
#define AR9285_DEVID_PCIE	0x002b
42
#define AR2427_DEVID_PCIE	0x002c
43
44
45
#define AR9287_DEVID_PCI	0x002d
#define AR9287_DEVID_PCIE	0x002e
#define AR9300_DEVID_PCIE	0x0030
46
#define AR9300_DEVID_AR9340	0x0031
47
#define AR9300_DEVID_AR9485_PCIE 0x0032
48
#define AR9300_DEVID_AR9330	0x0035
49

Sujith's avatar
Sujith committed
50
#define AR5416_AR9100_DEVID	0x000b
51

Sujith's avatar
Sujith committed
52
53
54
55
#define	AR_SUBVENDOR_ID_NOG	0x0e11
#define AR_SUBVENDOR_ID_NEW_A	0x7065
#define AR5416_MAGIC		0x19641014

56
57
58
59
#define AR9280_COEX2WIRE_SUBSYSID	0x309b
#define AT9285_COEX3WIRE_SA_SUBSYSID	0x30aa
#define AT9285_COEX3WIRE_DA_SUBSYSID	0x30ab

60
61
62
#define AR9300_NUM_BT_WEIGHTS   4
#define AR9300_NUM_WLAN_WEIGHTS 4

63
64
#define ATH_AMPDU_LIMIT_MAX        (64 * 1024 - 1)

65
66
#define	ATH_DEFAULT_NOISE_FLOOR -95

67
#define ATH9K_RSSI_BAD			-128
68

69
70
#define ATH9K_NUM_CHANNELS	38

Sujith's avatar
Sujith committed
71
/* Register read/write primitives */
72
#define REG_WRITE(_ah, _reg, _val) \
73
	(_ah)->reg_ops.write((_ah), (_val), (_reg))
74
75

#define REG_READ(_ah, _reg) \
76
	(_ah)->reg_ops.read((_ah), (_reg))
Sujith's avatar
Sujith committed
77

78
#define REG_READ_MULTI(_ah, _addr, _val, _cnt)		\
79
	(_ah)->reg_ops.multi_read((_ah), (_addr), (_val), (_cnt))
80

81
82
83
#define REG_RMW(_ah, _reg, _set, _clr) \
	(_ah)->reg_ops.rmw((_ah), (_reg), (_set), (_clr))

84
85
#define ENABLE_REGWRITE_BUFFER(_ah)					\
	do {								\
86
87
		if ((_ah)->reg_ops.enable_write_buffer)	\
			(_ah)->reg_ops.enable_write_buffer((_ah)); \
88
89
90
91
	} while (0)

#define REGWRITE_BUFFER_FLUSH(_ah)					\
	do {								\
92
93
		if ((_ah)->reg_ops.write_flush)		\
			(_ah)->reg_ops.write_flush((_ah));	\
94
95
	} while (0)

Sujith's avatar
Sujith committed
96
97
98
#define SM(_v, _f)  (((_v) << _f##_S) & _f)
#define MS(_v, _f)  (((_v) & _f) >> _f##_S)
#define REG_RMW_FIELD(_a, _r, _f, _v) \
99
	REG_RMW(_a, _r, (((_v) << _f##_S) & _f), (_f))
100
101
#define REG_READ_FIELD(_a, _r, _f) \
	(((REG_READ(_a, _r) & _f) >> _f##_S))
Sujith's avatar
Sujith committed
102
#define REG_SET_BIT(_a, _r, _f) \
103
	REG_RMW(_a, _r, (_f), 0)
Sujith's avatar
Sujith committed
104
#define REG_CLR_BIT(_a, _r, _f) \
105
	REG_RMW(_a, _r, 0, (_f))
106

107
108
109
110
111
#define DO_DELAY(x) do {					\
		if (((++(x) % 64) == 0) &&			\
		    (ath9k_hw_common(ah)->bus_ops->ath_bus_type	\
			!= ATH_USB))				\
			udelay(1);				\
Sujith's avatar
Sujith committed
112
	} while (0)
113

114
115
#define REG_WRITE_ARRAY(iniarray, column, regWr) \
	ath9k_hw_write_array(ah, iniarray, column, &(regWr))
116

Sujith's avatar
Sujith committed
117
118
119
120
#define AR_GPIO_OUTPUT_MUX_AS_OUTPUT             0
#define AR_GPIO_OUTPUT_MUX_AS_PCIE_ATTENTION_LED 1
#define AR_GPIO_OUTPUT_MUX_AS_PCIE_POWER_LED     2
#define AR_GPIO_OUTPUT_MUX_AS_TX_FRAME           3
121
#define AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL  4
Sujith's avatar
Sujith committed
122
123
#define AR_GPIO_OUTPUT_MUX_AS_MAC_NETWORK_LED    5
#define AR_GPIO_OUTPUT_MUX_AS_MAC_POWER_LED      6
124

Sujith's avatar
Sujith committed
125
126
#define AR_GPIOD_MASK               0x00001FFF
#define AR_GPIO_BIT(_gpio)          (1 << (_gpio))
127

Sujith's avatar
Sujith committed
128
#define BASE_ACTIVATE_DELAY         100
129
#define RTC_PLL_SETTLE_DELAY        (AR_SREV_9340(ah) ? 1000 : 100)
Sujith's avatar
Sujith committed
130
131
#define COEF_SCALE_S                24
#define HT40_CHANNEL_CENTER_SHIFT   10
132

Sujith's avatar
Sujith committed
133
134
135
136
137
138
139
#define ATH9K_ANTENNA0_CHAINMASK    0x1
#define ATH9K_ANTENNA1_CHAINMASK    0x2

#define ATH9K_NUM_DMA_DEBUG_REGS    8
#define ATH9K_NUM_QUEUES            10

#define MAX_RATE_POWER              63
Sujith's avatar
Sujith committed
140
#define AH_WAIT_TIMEOUT             100000 /* (us) */
141
#define AH_TSF_WRITE_TIMEOUT        100    /* (us) */
Sujith's avatar
Sujith committed
142
143
#define AH_TIME_QUANTUM             10
#define AR_KEYTABLE_SIZE            128
Sujith's avatar
Sujith committed
144
#define POWER_UP_TIME               10000
Sujith's avatar
Sujith committed
145
#define SPUR_RSSI_THRESH            40
146
147
#define UPPER_5G_SUB_BAND_START		5700
#define MID_5G_SUB_BAND_START		5400
Sujith's avatar
Sujith committed
148
149
150
151
152
153
154
155
156
157
158
159

#define CAB_TIMEOUT_VAL             10
#define BEACON_TIMEOUT_VAL          10
#define MIN_BEACON_TIMEOUT_VAL      1
#define SLEEP_SLOP                  3

#define INIT_CONFIG_STATUS          0x00000000
#define INIT_RSSI_THR               0x00000700
#define INIT_BCON_CNTRL_REG         0x00000000

#define TU_TO_USEC(_tu)             ((_tu) << 10)

160
161
162
#define ATH9K_HW_RX_HP_QDEPTH	16
#define ATH9K_HW_RX_LP_QDEPTH	128

163
164
165
#define PAPRD_GAIN_TABLE_ENTRIES	32
#define PAPRD_TABLE_SZ			24
#define PAPRD_IDEAL_AGC2_PWR_RANGE	0xe0
166

167
168
169
170
171
172
173
enum ath_hw_txq_subtype {
	ATH_TXQ_AC_BE = 0,
	ATH_TXQ_AC_BK = 1,
	ATH_TXQ_AC_VI = 2,
	ATH_TXQ_AC_VO = 3,
};

174
175
176
177
178
179
180
enum ath_ini_subsys {
	ATH_INI_PRE = 0,
	ATH_INI_CORE,
	ATH_INI_POST,
	ATH_INI_NUM_SPLIT,
};

Sujith's avatar
Sujith committed
181
enum ath9k_hw_caps {
182
183
184
185
186
187
188
189
190
191
192
193
	ATH9K_HW_CAP_HT                         = BIT(0),
	ATH9K_HW_CAP_RFSILENT                   = BIT(1),
	ATH9K_HW_CAP_CST                        = BIT(2),
	ATH9K_HW_CAP_AUTOSLEEP                  = BIT(4),
	ATH9K_HW_CAP_4KB_SPLITTRANS             = BIT(5),
	ATH9K_HW_CAP_EDMA			= BIT(6),
	ATH9K_HW_CAP_RAC_SUPPORTED		= BIT(7),
	ATH9K_HW_CAP_LDPC			= BIT(8),
	ATH9K_HW_CAP_FASTCLOCK			= BIT(9),
	ATH9K_HW_CAP_SGI_20			= BIT(10),
	ATH9K_HW_CAP_PAPRD			= BIT(11),
	ATH9K_HW_CAP_ANT_DIV_COMB		= BIT(12),
194
195
	ATH9K_HW_CAP_2GHZ			= BIT(13),
	ATH9K_HW_CAP_5GHZ			= BIT(14),
196
	ATH9K_HW_CAP_APM			= BIT(15),
Sujith's avatar
Sujith committed
197
};
198

Sujith's avatar
Sujith committed
199
200
201
202
203
struct ath9k_hw_capabilities {
	u32 hw_caps; /* ATH9K_HW_CAP_* from ath9k_hw_caps */
	u16 rts_aggr_limit;
	u8 tx_chainmask;
	u8 rx_chainmask;
204
205
	u8 max_txchains;
	u8 max_rxchains;
Sujith's avatar
Sujith committed
206
	u8 num_gpio_pins;
207
208
209
	u8 rx_hp_qdepth;
	u8 rx_lp_qdepth;
	u8 rx_status_len;
210
	u8 tx_desc_len;
211
	u8 txs_len;
212
213
	u16 pcie_lcr_offset;
	bool pcie_lcr_extsync_en;
Sujith's avatar
Sujith committed
214
};
215

Sujith's avatar
Sujith committed
216
217
218
219
220
struct ath9k_ops_config {
	int dma_beacon_response_time;
	int sw_beacon_response_time;
	int additional_swba_backoff;
	int ack_6mb;
221
	u32 cwm_ignore_extcca;
222
	bool pcieSerDesWrite;
Sujith's avatar
Sujith committed
223
224
225
	u8 pcie_clock_req;
	u32 pcie_waen;
	u8 analog_shiftreg;
226
	u8 paprd_disable;
Sujith's avatar
Sujith committed
227
228
229
230
231
232
	u32 ofdm_trig_low;
	u32 ofdm_trig_high;
	u32 cck_trig_high;
	u32 cck_trig_low;
	u32 enable_ani;
	int serialize_regmode;
Sujith's avatar
Sujith committed
233
	bool rx_intr_mitigation;
234
	bool tx_intr_mitigation;
Sujith's avatar
Sujith committed
235
236
237
238
239
240
241
242
243
244
245
246
#define SPUR_DISABLE        	0
#define SPUR_ENABLE_IOCTL   	1
#define SPUR_ENABLE_EEPROM  	2
#define AR_SPUR_5413_1      	1640
#define AR_SPUR_5413_2      	1200
#define AR_NO_SPUR      	0x8000
#define AR_BASE_FREQ_2GHZ   	2300
#define AR_BASE_FREQ_5GHZ   	4900
#define AR_SPUR_FEEQ_BOUND_HT40 19
#define AR_SPUR_FEEQ_BOUND_HT20 10
	int spurmode;
	u16 spurchans[AR_EEPROM_MODAL_SPURS][2];
247
	u8 max_txtrig_level;
248
	u16 ani_poll_interval; /* ANI poll interval in ms */
Sujith's avatar
Sujith committed
249
};
250

Sujith's avatar
Sujith committed
251
252
253
enum ath9k_int {
	ATH9K_INT_RX = 0x00000001,
	ATH9K_INT_RXDESC = 0x00000002,
Felix Fietkau's avatar
Felix Fietkau committed
254
255
	ATH9K_INT_RXHP = 0x00000001,
	ATH9K_INT_RXLP = 0x00000002,
Sujith's avatar
Sujith committed
256
257
258
259
260
261
	ATH9K_INT_RXNOFRM = 0x00000008,
	ATH9K_INT_RXEOL = 0x00000010,
	ATH9K_INT_RXORN = 0x00000020,
	ATH9K_INT_TX = 0x00000040,
	ATH9K_INT_TXDESC = 0x00000080,
	ATH9K_INT_TIM_TIMER = 0x00000100,
262
	ATH9K_INT_BB_WATCHDOG = 0x00000400,
Sujith's avatar
Sujith committed
263
264
265
266
267
268
269
270
271
272
273
274
	ATH9K_INT_TXURN = 0x00000800,
	ATH9K_INT_MIB = 0x00001000,
	ATH9K_INT_RXPHY = 0x00004000,
	ATH9K_INT_RXKCM = 0x00008000,
	ATH9K_INT_SWBA = 0x00010000,
	ATH9K_INT_BMISS = 0x00040000,
	ATH9K_INT_BNR = 0x00100000,
	ATH9K_INT_TIM = 0x00200000,
	ATH9K_INT_DTIM = 0x00400000,
	ATH9K_INT_DTIMSYNC = 0x00800000,
	ATH9K_INT_GPIO = 0x01000000,
	ATH9K_INT_CABEND = 0x02000000,
275
	ATH9K_INT_TSFOOR = 0x04000000,
276
	ATH9K_INT_GENTIMER = 0x08000000,
Sujith's avatar
Sujith committed
277
278
279
280
281
282
283
	ATH9K_INT_CST = 0x10000000,
	ATH9K_INT_GTT = 0x20000000,
	ATH9K_INT_FATAL = 0x40000000,
	ATH9K_INT_GLOBAL = 0x80000000,
	ATH9K_INT_BMISC = ATH9K_INT_TIM |
		ATH9K_INT_DTIM |
		ATH9K_INT_DTIMSYNC |
284
		ATH9K_INT_TSFOOR |
Sujith's avatar
Sujith committed
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
		ATH9K_INT_CABEND,
	ATH9K_INT_COMMON = ATH9K_INT_RXNOFRM |
		ATH9K_INT_RXDESC |
		ATH9K_INT_RXEOL |
		ATH9K_INT_RXORN |
		ATH9K_INT_TXURN |
		ATH9K_INT_TXDESC |
		ATH9K_INT_MIB |
		ATH9K_INT_RXPHY |
		ATH9K_INT_RXKCM |
		ATH9K_INT_SWBA |
		ATH9K_INT_BMISS |
		ATH9K_INT_GPIO,
	ATH9K_INT_NOCARD = 0xffffffff
};
300

Sujith's avatar
Sujith committed
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
#define CHANNEL_CW_INT    0x00002
#define CHANNEL_CCK       0x00020
#define CHANNEL_OFDM      0x00040
#define CHANNEL_2GHZ      0x00080
#define CHANNEL_5GHZ      0x00100
#define CHANNEL_PASSIVE   0x00200
#define CHANNEL_DYN       0x00400
#define CHANNEL_HALF      0x04000
#define CHANNEL_QUARTER   0x08000
#define CHANNEL_HT20      0x10000
#define CHANNEL_HT40PLUS  0x20000
#define CHANNEL_HT40MINUS 0x40000

#define CHANNEL_A           (CHANNEL_5GHZ|CHANNEL_OFDM)
#define CHANNEL_B           (CHANNEL_2GHZ|CHANNEL_CCK)
#define CHANNEL_G           (CHANNEL_2GHZ|CHANNEL_OFDM)
#define CHANNEL_G_HT20      (CHANNEL_2GHZ|CHANNEL_HT20)
#define CHANNEL_A_HT20      (CHANNEL_5GHZ|CHANNEL_HT20)
#define CHANNEL_G_HT40PLUS  (CHANNEL_2GHZ|CHANNEL_HT40PLUS)
#define CHANNEL_G_HT40MINUS (CHANNEL_2GHZ|CHANNEL_HT40MINUS)
#define CHANNEL_A_HT40PLUS  (CHANNEL_5GHZ|CHANNEL_HT40PLUS)
#define CHANNEL_A_HT40MINUS (CHANNEL_5GHZ|CHANNEL_HT40MINUS)
#define CHANNEL_ALL				\
	(CHANNEL_OFDM|				\
	 CHANNEL_CCK|				\
	 CHANNEL_2GHZ |				\
	 CHANNEL_5GHZ |				\
	 CHANNEL_HT20 |				\
	 CHANNEL_HT40PLUS |			\
	 CHANNEL_HT40MINUS)

332
struct ath9k_hw_cal_data {
Sujith's avatar
Sujith committed
333
334
335
336
337
	u16 channel;
	u32 channelFlags;
	int32_t CalValid;
	int8_t iCoff;
	int8_t qCoff;
338
	bool paprd_done;
339
	bool nfcal_pending;
340
	bool nfcal_interference;
341
342
	u16 small_signal_gain[AR9300_MAX_CHAINS];
	u32 pa_table[AR9300_MAX_CHAINS][PAPRD_TABLE_SZ];
343
344
345
346
347
	struct ath9k_nfcal_hist nfCalHist[NUM_NF_READINGS];
};

struct ath9k_channel {
	struct ieee80211_channel *chan;
348
	struct ar5416AniState ani;
349
350
351
	u16 channel;
	u32 channelFlags;
	u32 chanmode;
352
	s16 noisefloor;
Sujith's avatar
Sujith committed
353
};
354

Sujith's avatar
Sujith committed
355
356
357
358
359
360
361
362
363
#define IS_CHAN_G(_c) ((((_c)->channelFlags & (CHANNEL_G)) == CHANNEL_G) || \
       (((_c)->channelFlags & CHANNEL_G_HT20) == CHANNEL_G_HT20) || \
       (((_c)->channelFlags & CHANNEL_G_HT40PLUS) == CHANNEL_G_HT40PLUS) || \
       (((_c)->channelFlags & CHANNEL_G_HT40MINUS) == CHANNEL_G_HT40MINUS))
#define IS_CHAN_OFDM(_c) (((_c)->channelFlags & CHANNEL_OFDM) != 0)
#define IS_CHAN_5GHZ(_c) (((_c)->channelFlags & CHANNEL_5GHZ) != 0)
#define IS_CHAN_2GHZ(_c) (((_c)->channelFlags & CHANNEL_2GHZ) != 0)
#define IS_CHAN_HALF_RATE(_c) (((_c)->channelFlags & CHANNEL_HALF) != 0)
#define IS_CHAN_QUARTER_RATE(_c) (((_c)->channelFlags & CHANNEL_QUARTER) != 0)
364
#define IS_CHAN_A_FAST_CLOCK(_ah, _c)			\
Sujith's avatar
Sujith committed
365
	((((_c)->channelFlags & CHANNEL_5GHZ) != 0) &&	\
366
	 ((_ah)->caps.hw_caps & ATH9K_HW_CAP_FASTCLOCK))
Sujith's avatar
Sujith committed
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383

/* These macros check chanmode and not channelFlags */
#define IS_CHAN_B(_c) ((_c)->chanmode == CHANNEL_B)
#define IS_CHAN_HT20(_c) (((_c)->chanmode == CHANNEL_A_HT20) ||	\
			  ((_c)->chanmode == CHANNEL_G_HT20))
#define IS_CHAN_HT40(_c) (((_c)->chanmode == CHANNEL_A_HT40PLUS) ||	\
			  ((_c)->chanmode == CHANNEL_A_HT40MINUS) ||	\
			  ((_c)->chanmode == CHANNEL_G_HT40PLUS) ||	\
			  ((_c)->chanmode == CHANNEL_G_HT40MINUS))
#define IS_CHAN_HT(_c) (IS_CHAN_HT20((_c)) || IS_CHAN_HT40((_c)))

enum ath9k_power_mode {
	ATH9K_PM_AWAKE = 0,
	ATH9K_PM_FULL_SLEEP,
	ATH9K_PM_NETWORK_SLEEP,
	ATH9K_PM_UNDEFINED
};
384

Sujith's avatar
Sujith committed
385
386
387
388
389
390
391
enum ath9k_tp_scale {
	ATH9K_TP_SCALE_MAX = 0,
	ATH9K_TP_SCALE_50,
	ATH9K_TP_SCALE_25,
	ATH9K_TP_SCALE_12,
	ATH9K_TP_SCALE_MIN
};
392

Sujith's avatar
Sujith committed
393
394
395
396
397
enum ser_reg_mode {
	SER_REG_MODE_OFF = 0,
	SER_REG_MODE_ON = 1,
	SER_REG_MODE_AUTO = 2,
};
398

399
400
401
402
403
404
enum ath9k_rx_qtype {
	ATH9K_RX_QUEUE_HP,
	ATH9K_RX_QUEUE_LP,
	ATH9K_RX_QUEUE_MAX,
};

Sujith's avatar
Sujith committed
405
406
407
408
struct ath9k_beacon_state {
	u32 bs_nexttbtt;
	u32 bs_nextdtim;
	u32 bs_intval;
409
#define ATH9K_TSFOOR_THRESHOLD    0x00004240 /* 16k us */
Sujith's avatar
Sujith committed
410
411
412
413
414
415
416
	u32 bs_dtimperiod;
	u16 bs_cfpperiod;
	u16 bs_cfpmaxduration;
	u32 bs_cfpnext;
	u16 bs_timoffset;
	u16 bs_bmissthreshold;
	u32 bs_sleepduration;
417
	u32 bs_tsfoor_threshold;
Sujith's avatar
Sujith committed
418
};
419

Sujith's avatar
Sujith committed
420
421
422
423
424
struct chan_centers {
	u16 synth_center;
	u16 ctl_center;
	u16 ext_center;
};
425

Sujith's avatar
Sujith committed
426
427
428
429
430
enum {
	ATH9K_RESET_POWER_ON,
	ATH9K_RESET_WARM,
	ATH9K_RESET_COLD,
};
431

432
433
434
435
436
437
438
439
440
struct ath9k_hw_version {
	u32 magic;
	u16 devid;
	u16 subvendorid;
	u32 macVersion;
	u16 macRev;
	u16 phyRev;
	u16 analog5GhzRev;
	u16 analog2GhzRev;
441
	enum ath_usb_dev usbdev;
442
};
Sujith's avatar
Sujith committed
443

444
445
446
447
448
449
450
/* Generic TSF timer definitions */

#define ATH_MAX_GEN_TIMER	16

#define AR_GENTMR_BIT(_index)	(1 << (_index))

/*
451
 * Using de Bruijin sequence to look up 1's index in a 32 bit number
452
453
 * debruijn32 = 0000 0111 0111 1100 1011 0101 0011 0001
 */
454
#define debruijn32 0x077CB531U
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478

struct ath_gen_timer_configuration {
	u32 next_addr;
	u32 period_addr;
	u32 mode_addr;
	u32 mode_mask;
};

struct ath_gen_timer {
	void (*trigger)(void *arg);
	void (*overflow)(void *arg);
	void *arg;
	u8 index;
};

struct ath_gen_timer_table {
	u32 gen_timer_index[32];
	struct ath_gen_timer *timers[ATH_MAX_GEN_TIMER];
	union {
		unsigned long timer_bits;
		u16 val;
	} timer_mask;
};

479
480
481
482
struct ath_hw_antcomb_conf {
	u8 main_lna_conf;
	u8 alt_lna_conf;
	u8 fast_div_bias;
483
484
485
	u8 main_gaintb;
	u8 alt_gaintb;
	int lna1_lna2_delta;
486
	u8 div_group;
487
488
};

489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
/**
 * struct ath_hw_radar_conf - radar detection initialization parameters
 *
 * @pulse_inband: threshold for checking the ratio of in-band power
 *	to total power for short radar pulses (half dB steps)
 * @pulse_inband_step: threshold for checking an in-band power to total
 *	power ratio increase for short radar pulses (half dB steps)
 * @pulse_height: threshold for detecting the beginning of a short
 *	radar pulse (dB step)
 * @pulse_rssi: threshold for detecting if a short radar pulse is
 *	gone (dB step)
 * @pulse_maxlen: maximum pulse length (0.8 us steps)
 *
 * @radar_rssi: RSSI threshold for starting long radar detection (dB steps)
 * @radar_inband: threshold for checking the ratio of in-band power
 *	to total power for long radar pulses (half dB steps)
 * @fir_power: threshold for detecting the end of a long radar pulse (dB)
 *
 * @ext_channel: enable extension channel radar detection
 */
struct ath_hw_radar_conf {
	unsigned int pulse_inband;
	unsigned int pulse_inband_step;
	unsigned int pulse_height;
	unsigned int pulse_rssi;
	unsigned int pulse_maxlen;

	unsigned int radar_rssi;
	unsigned int radar_inband;
	int fir_power;

	bool ext_channel;
};

523
524
525
526
527
528
/**
 * struct ath_hw_private_ops - callbacks used internally by hardware code
 *
 * This structure contains private callbacks designed to only be used internally
 * by the hardware core.
 *
529
530
531
 * @init_cal_settings: setup types of calibrations supported
 * @init_cal: starts actual calibration
 *
532
 * @init_mode_regs: Initializes mode registers
533
 * @init_mode_gain_regs: Initialize TX/RX gain registers
534
535
536
537
538
539
 *
 * @rf_set_freq: change frequency
 * @spur_mitigate_freq: spur mitigation
 * @rf_alloc_ext_banks:
 * @rf_free_ext_banks:
 * @set_rf_regs:
540
541
 * @compute_pll_control: compute the PLL control value to use for
 *	AR_RTC_PLL_CONTROL for a given channel
542
543
 * @setup_calibration: set up calibration
 * @iscal_supported: used to query if a type of calibration is supported
544
 *
545
546
 * @ani_cache_ini_regs: cache the values for ANI from the initial
 *	register settings through the register initialization.
547
548
 */
struct ath_hw_private_ops {
549
	/* Calibration ops */
550
	void (*init_cal_settings)(struct ath_hw *ah);
551
552
	bool (*init_cal)(struct ath_hw *ah, struct ath9k_channel *chan);

553
	void (*init_mode_regs)(struct ath_hw *ah);
554
	void (*init_mode_gain_regs)(struct ath_hw *ah);
555
556
	void (*setup_calibration)(struct ath_hw *ah,
				  struct ath9k_cal_list *currCal);
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579

	/* PHY ops */
	int (*rf_set_freq)(struct ath_hw *ah,
			   struct ath9k_channel *chan);
	void (*spur_mitigate_freq)(struct ath_hw *ah,
				   struct ath9k_channel *chan);
	int (*rf_alloc_ext_banks)(struct ath_hw *ah);
	void (*rf_free_ext_banks)(struct ath_hw *ah);
	bool (*set_rf_regs)(struct ath_hw *ah,
			    struct ath9k_channel *chan,
			    u16 modesIndex);
	void (*set_channel_regs)(struct ath_hw *ah, struct ath9k_channel *chan);
	void (*init_bb)(struct ath_hw *ah,
			struct ath9k_channel *chan);
	int (*process_ini)(struct ath_hw *ah, struct ath9k_channel *chan);
	void (*olc_init)(struct ath_hw *ah);
	void (*set_rfmode)(struct ath_hw *ah, struct ath9k_channel *chan);
	void (*mark_phy_inactive)(struct ath_hw *ah);
	void (*set_delta_slope)(struct ath_hw *ah, struct ath9k_channel *chan);
	bool (*rfbus_req)(struct ath_hw *ah);
	void (*rfbus_done)(struct ath_hw *ah);
	void (*restore_chainmask)(struct ath_hw *ah);
	void (*set_diversity)(struct ath_hw *ah, bool value);
580
581
	u32 (*compute_pll_control)(struct ath_hw *ah,
				   struct ath9k_channel *chan);
582
583
	bool (*ani_control)(struct ath_hw *ah, enum ath9k_ani_cmd cmd,
			    int param);
584
	void (*do_getnf)(struct ath_hw *ah, int16_t nfarray[NUM_NF_READINGS]);
585
586
	void (*set_radar_params)(struct ath_hw *ah,
				 struct ath_hw_radar_conf *conf);
587
588

	/* ANI */
589
	void (*ani_cache_ini_regs)(struct ath_hw *ah);
590
591
592
593
594
595
596
597
598
};

/**
 * struct ath_hw_ops - callbacks used by hardware code and driver code
 *
 * This structure contains callbacks designed to to be used internally by
 * hardware code and also by the lower level driver.
 *
 * @config_pci_powersave:
599
 * @calibrate: periodic calibration for NF, ANI, IQ, ADC gain, ADC-DC
600
601
602
603
604
 */
struct ath_hw_ops {
	void (*config_pci_powersave)(struct ath_hw *ah,
				     int restore,
				     int power_off);
605
	void (*rx_enable)(struct ath_hw *ah);
606
	void (*set_desc_link)(void *ds, u32 link);
607
608
609
610
	bool (*calibrate)(struct ath_hw *ah,
			  struct ath9k_channel *chan,
			  u8 rxchainmask,
			  bool longcal);
611
	bool (*get_isr)(struct ath_hw *ah, enum ath9k_int *masked);
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
	void (*fill_txdesc)(struct ath_hw *ah, void *ds, u32 seglen,
			    bool is_firstseg, bool is_is_lastseg,
			    const void *ds0, dma_addr_t buf_addr,
			    unsigned int qcu);
	int (*proc_txdesc)(struct ath_hw *ah, void *ds,
			   struct ath_tx_status *ts);
	void (*set11n_txdesc)(struct ath_hw *ah, void *ds,
			      u32 pktLen, enum ath9k_pkt_type type,
			      u32 txPower, u32 keyIx,
			      enum ath9k_key_type keyType,
			      u32 flags);
	void (*set11n_ratescenario)(struct ath_hw *ah, void *ds,
				void *lastds,
				u32 durUpdateEn, u32 rtsctsRate,
				u32 rtsctsDuration,
				struct ath9k_11n_rate_series series[],
				u32 nseries, u32 flags);
	void (*set11n_aggr_first)(struct ath_hw *ah, void *ds,
				  u32 aggrLen);
	void (*set11n_aggr_middle)(struct ath_hw *ah, void *ds,
				   u32 numDelims);
	void (*set11n_aggr_last)(struct ath_hw *ah, void *ds);
	void (*clr11n_aggr)(struct ath_hw *ah, void *ds);
635
	void (*set_clrdmask)(struct ath_hw *ah, void *ds, bool val);
636
637
638
639
640
	void (*antdiv_comb_conf_get)(struct ath_hw *ah,
			struct ath_hw_antcomb_conf *antconf);
	void (*antdiv_comb_conf_set)(struct ath_hw *ah,
			struct ath_hw_antcomb_conf *antconf);

641
642
};

643
644
645
646
647
648
struct ath_nf_limits {
	s16 max;
	s16 min;
	s16 nominal;
};

649
650
651
652
/* ah_flags */
#define AH_USE_EEPROM   0x1
#define AH_UNPLUGGED    0x2 /* The card has been physically removed. */

653
struct ath_hw {
654
655
	struct ath_ops reg_ops;

656
	struct ieee80211_hw *hw;
657
	struct ath_common common;
658
	struct ath9k_hw_version hw_version;
659
660
	struct ath9k_ops_config config;
	struct ath9k_hw_capabilities caps;
661
	struct ath9k_channel channels[ATH9K_NUM_CHANNELS];
662
	struct ath9k_channel *curchan;
Sujith's avatar
Sujith committed
663

664
665
666
	union {
		struct ar5416_eeprom_def def;
		struct ar5416_eeprom_4k map4k;
667
		struct ar9287_eeprom map9287;
668
		struct ar9300_eeprom ar9300_eep;
669
	} eeprom;
Sujith's avatar
Sujith committed
670
	const struct eeprom_ops *eep_ops;
671
672

	bool sw_mgmt_crypto;
673
	bool is_pciexpress;
674
	bool aspm_enabled;
675
	bool is_monitoring;
676
	bool need_an_top2_fixup;
677
	u16 tx_trig_level;
678

679
	u32 nf_regs[6];
680
681
	struct ath_nf_limits nf_2g;
	struct ath_nf_limits nf_5g;
682
683
684
	u16 rfsilent;
	u32 rfkill_gpio;
	u32 rfkill_polarity;
685
	u32 ah_flags;
Sujith's avatar
Sujith committed
686

687
688
	bool htc_reset_init;

689
690
	enum nl80211_iftype opmode;
	enum ath9k_power_mode power_mode;
691

692
	s8 noise;
693
	struct ath9k_hw_cal_data *caldata;
694
	struct ath9k_pacal_info pacal_info;
695
696
697
698
	struct ar5416Stats stats;
	struct ath9k_tx_queue_info txq[ATH9K_NUM_TX_QUEUES];

	int16_t curchan_rad_index;
Pavel Roskin's avatar
Pavel Roskin committed
699
	enum ath9k_int imask;
700
	u32 imrs2_reg;
701
702
703
704
705
706
707
	u32 txok_interrupt_mask;
	u32 txerr_interrupt_mask;
	u32 txdesc_interrupt_mask;
	u32 txeol_interrupt_mask;
	u32 txurn_interrupt_mask;
	bool chip_fullsleep;
	u32 atim_window;
Sujith's avatar
Sujith committed
708
709

	/* Calibration */
710
	u32 supp_cals;
711
712
713
	struct ath9k_cal_list iq_caldata;
	struct ath9k_cal_list adcgain_caldata;
	struct ath9k_cal_list adcdc_caldata;
714
	struct ath9k_cal_list tempCompCalData;
715
716
717
	struct ath9k_cal_list *cal_list;
	struct ath9k_cal_list *cal_list_last;
	struct ath9k_cal_list *cal_list_curr;
718
719
720
721
722
723
724
725
726
727
728
#define totalPowerMeasI meas0.unsign
#define totalPowerMeasQ meas1.unsign
#define totalIqCorrMeas meas2.sign
#define totalAdcIOddPhase  meas0.unsign
#define totalAdcIEvenPhase meas1.unsign
#define totalAdcQOddPhase  meas2.unsign
#define totalAdcQEvenPhase meas3.unsign
#define totalAdcDcOffsetIOddPhase  meas0.sign
#define totalAdcDcOffsetIEvenPhase meas1.sign
#define totalAdcDcOffsetQOddPhase  meas2.sign
#define totalAdcDcOffsetQEvenPhase meas3.sign
729
730
731
	union {
		u32 unsign[AR5416_MAX_CHAINS];
		int32_t sign[AR5416_MAX_CHAINS];
732
	} meas0;
733
734
735
	union {
		u32 unsign[AR5416_MAX_CHAINS];
		int32_t sign[AR5416_MAX_CHAINS];
736
	} meas1;
737
738
739
	union {
		u32 unsign[AR5416_MAX_CHAINS];
		int32_t sign[AR5416_MAX_CHAINS];
740
	} meas2;
741
742
743
	union {
		u32 unsign[AR5416_MAX_CHAINS];
		int32_t sign[AR5416_MAX_CHAINS];
744
745
	} meas3;
	u16 cal_samples;
Sujith's avatar
Sujith committed
746

747
748
	u32 sta_id1_defaults;
	u32 misc_mode;
749
750
751
752
	enum {
		AUTO_32KHZ,
		USE_32KHZ,
		DONT_USE_32KHZ,
753
	} enable_32kHz_clock;
Sujith's avatar
Sujith committed
754

755
756
757
758
759
	/* Private to hardware code */
	struct ath_hw_private_ops private_ops;
	/* Accessed by the lower level driver */
	struct ath_hw_ops ops;

760
	/* Used to program the radio on non single-chip devices */
761
762
763
764
765
766
767
768
769
770
	u32 *analogBank0Data;
	u32 *analogBank1Data;
	u32 *analogBank2Data;
	u32 *analogBank3Data;
	u32 *analogBank6Data;
	u32 *analogBank6TPCData;
	u32 *analogBank7Data;
	u32 *addac5416_21;
	u32 *bank6Temp;

771
	u8 txpower_limit;
772
	int coverage_class;
773
774
	u32 slottime;
	u32 globaltxtimeout;
Sujith's avatar
Sujith committed
775
776

	/* ANI */
777
778
779
780
781
782
783
784
	u32 proc_phyerr;
	u32 aniperiod;
	int totalSizeDesired[5];
	int coarse_high[5];
	int coarse_low[5];
	int firpwr[5];
	enum ath9k_ani_cmd ani_function;

785
	/* Bluetooth coexistance */
786
	struct ath_btcoex_hw btcoex_hw;
787
788
	u32 bt_coex_bt_weight[AR9300_NUM_BT_WEIGHTS];
	u32 bt_coex_wlan_weight[AR9300_NUM_WLAN_WEIGHTS];
789

790
791
792
793
	u32 intr_txqs;
	u8 txchainmask;
	u8 rxchainmask;

794
795
	struct ath_hw_radar_conf radar_conf;

796
797
798
	u32 originalGain[22];
	int initPDADC;
	int PDADCdelta;
799
	int led_pin;
800
801
	u32 gpio_mask;
	u32 gpio_val;
802

803
804
805
806
807
808
809
810
811
812
813
814
	struct ar5416IniArray iniModes;
	struct ar5416IniArray iniCommon;
	struct ar5416IniArray iniBank0;
	struct ar5416IniArray iniBB_RfGain;
	struct ar5416IniArray iniBank1;
	struct ar5416IniArray iniBank2;
	struct ar5416IniArray iniBank3;
	struct ar5416IniArray iniBank6;
	struct ar5416IniArray iniBank6TPC;
	struct ar5416IniArray iniBank7;
	struct ar5416IniArray iniAddac;
	struct ar5416IniArray iniPcieSerdes;
815
	struct ar5416IniArray iniPcieSerdesLowPower;
816
	struct ar5416IniArray iniModesAdditional;
817
	struct ar5416IniArray iniModesAdditional_40M;
818
819
	struct ar5416IniArray iniModesRxGain;
	struct ar5416IniArray iniModesTxGain;
820
	struct ar5416IniArray iniModes_9271_1_0_only;
Sujith's avatar
Sujith committed
821
822
	struct ar5416IniArray iniCckfirNormal;
	struct ar5416IniArray iniCckfirJapan2484;
823
824
825
826
827
	struct ar5416IniArray iniCommon_normal_cck_fir_coeff_9271;
	struct ar5416IniArray iniCommon_japan_2484_cck_fir_coeff_9271;
	struct ar5416IniArray iniModes_9271_ANI_reg;
	struct ar5416IniArray iniModes_high_power_tx_gain_9271;
	struct ar5416IniArray iniModes_normal_power_tx_gain_9271;
828

829
830
831
832
833
	struct ar5416IniArray iniMac[ATH_INI_NUM_SPLIT];
	struct ar5416IniArray iniBB[ATH_INI_NUM_SPLIT];
	struct ar5416IniArray iniRadio[ATH_INI_NUM_SPLIT];
	struct ar5416IniArray iniSOC[ATH_INI_NUM_SPLIT];

834
835
836
	u32 intr_gen_timer_trigger;
	u32 intr_gen_timer_thresh;
	struct ath_gen_timer_table hw_gen_timers;
837
838
839
840
841
842
843

	struct ar9003_txs *ts_ring;
	void *ts_start;
	u32 ts_paddr_start;
	u32 ts_paddr_end;
	u16 ts_tail;
	u8 ts_size;
844
845
846

	u32 bb_watchdog_last_status;
	u32 bb_watchdog_timeout_ms; /* in ms, 0 to disable */
847
	u8 bb_hang_rx_ofdm; /* true if bb hang due to rx_ofdm */
848

849
850
	unsigned int paprd_target_power;
	unsigned int paprd_training_power;
851
	unsigned int paprd_ratemask;
852
	unsigned int paprd_ratemask_ht40;
853
	bool paprd_table_write_done;
854
855
	u32 paprd_gain_table_entries[PAPRD_GAIN_TABLE_ENTRIES];
	u8 paprd_gain_table_index[PAPRD_GAIN_TABLE_ENTRIES];
856
857
858
859
860
861
	/*
	 * Store the permanent value of Reg 0x4004in WARegVal
	 * so we dont have to R/M/W. We should not be reading
	 * this register when in sleep states.
	 */
	u32 WARegVal;
862
863
864

	/* Enterprise mode cap */
	u32 ent_mode;
865
866

	bool is_clk_25mhz;
867
	int (*get_mac_revision)(void);
868
	int (*external_reset)(void);
869
870
};

871
872
873
874
875
876
struct ath_bus_ops {
	enum ath_bus_type ath_bus_type;
	void (*read_cachesize)(struct ath_common *common, int *csz);
	bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);
	void (*bt_coex_prep)(struct ath_common *common);
	void (*extn_synch_en)(struct ath_common *common);
877
	void (*aspm_init)(struct ath_common *common);
878
879
};

880
881
882
883
884
885
886
887
888
889
static inline struct ath_common *ath9k_hw_common(struct ath_hw *ah)
{
	return &ah->common;
}

static inline struct ath_regulatory *ath9k_hw_regulatory(struct ath_hw *ah)
{
	return &(ath9k_hw_common(ah)->regulatory);
}

890
891
892
893
894
895
896
897
898
899
static inline struct ath_hw_private_ops *ath9k_hw_private_ops(struct ath_hw *ah)
{
	return &ah->private_ops;
}

static inline struct ath_hw_ops *ath9k_hw_ops(struct ath_hw *ah)
{
	return &ah->ops;
}

900
901
902
903
904
static inline u8 get_streams(int mask)
{
	return !!(mask & BIT(0)) + !!(mask & BIT(1)) + !!(mask & BIT(2));
}

905
/* Initialization, Detach, Reset */
Sujith's avatar
Sujith committed
906
const char *ath9k_hw_probe(u16 vendorid, u16 devid);
Sujith's avatar
Sujith committed
907
void ath9k_hw_deinit(struct ath_hw *ah);
908
int ath9k_hw_init(struct ath_hw *ah);
909
int ath9k_hw_reset(struct ath_hw *ah, struct ath9k_channel *chan,
910
		   struct ath9k_hw_cal_data *caldata, bool bChannelChange);
911
int ath9k_hw_fill_cap_info(struct ath_hw *ah);
912
u32 ath9k_regd_get_ctl(struct ath_regulatory *reg, struct ath9k_channel *chan);
Sujith's avatar
Sujith committed
913
914

/* GPIO / RFKILL / Antennae */
915
916
917
void ath9k_hw_cfg_gpio_input(struct ath_hw *ah, u32 gpio);
u32 ath9k_hw_gpio_get(struct ath_hw *ah, u32 gpio);
void ath9k_hw_cfg_output(struct ath_hw *ah, u32 gpio,
Sujith's avatar
Sujith committed
918
			 u32 ah_signal_type);
919
920
921
void ath9k_hw_set_gpio(struct ath_hw *ah, u32 gpio, u32 val);
u32 ath9k_hw_getdefantenna(struct ath_hw *ah);
void ath9k_hw_setantenna(struct ath_hw *ah, u32 antenna);
Sujith's avatar
Sujith committed
922
923

/* General Operation */
Sujith's avatar
Sujith committed
924
bool ath9k_hw_wait(struct ath_hw *ah, u32 reg, u32 mask, u32 val, u32 timeout);
925
926
void ath9k_hw_write_array(struct ath_hw *ah, struct ar5416IniArray *array,
			  int column, unsigned int *writecnt);
Sujith's avatar
Sujith committed
927
u32 ath9k_hw_reverse_bits(u32 val, u32 n);
928
u16 ath9k_hw_computetxtime(struct ath_hw *ah,
929
			   u8 phy, int kbps,
Sujith's avatar
Sujith committed
930
			   u32 frameLen, u16 rateix, bool shortPreamble);
931
void ath9k_hw_get_channel_centers(struct ath_hw *ah,
Sujith's avatar
Sujith committed
932
933
				  struct ath9k_channel *chan,
				  struct chan_centers *centers);
934
935
936
937
u32 ath9k_hw_getrxfilter(struct ath_hw *ah);
void ath9k_hw_setrxfilter(struct ath_hw *ah, u32 bits);
bool ath9k_hw_phy_disable(struct ath_hw *ah);
bool ath9k_hw_disable(struct ath_hw *ah);
938
void ath9k_hw_set_txpowerlimit(struct ath_hw *ah, u32 limit, bool test);
939
940
void ath9k_hw_setopmode(struct ath_hw *ah);
void ath9k_hw_setmcastfilter(struct ath_hw *ah, u32 filter0, u32 filter1);
941
942
void ath9k_hw_setbssidmask(struct ath_hw *ah);
void ath9k_hw_write_associd(struct ath_hw *ah);
943
u32 ath9k_hw_gettsf32(struct ath_hw *ah);
944
945
946
u64 ath9k_hw_gettsf64(struct ath_hw *ah);
void ath9k_hw_settsf64(struct ath_hw *ah, u64 tsf64);
void ath9k_hw_reset_tsf(struct ath_hw *ah);
Sujith's avatar
Sujith committed
947
void ath9k_hw_set_tsfadjust(struct ath_hw *ah, u32 setting);
948
void ath9k_hw_init_global_settings(struct ath_hw *ah);
949
u32 ar9003_get_pll_sqsum_dvc(struct ath_hw *ah);
950
void ath9k_hw_set11nmac2040(struct ath_hw *ah);
951
952
void ath9k_hw_beaconinit(struct ath_hw *ah, u32 next_beacon, u32 beacon_period);
void ath9k_hw_set_sta_beacon_timers(struct ath_hw *ah,
Sujith's avatar
Sujith committed
953
				    const struct ath9k_beacon_state *bs);
954
bool ath9k_hw_check_alive(struct ath_hw *ah);
955

956
bool ath9k_hw_setpower(struct ath_hw *ah, enum ath9k_power_mode mode);
957

958
959
960
961
962
963
/* Generic hw timer primitives */
struct ath_gen_timer *ath_gen_timer_alloc(struct ath_hw *ah,
					  void (*trigger)(void *),
					  void (*overflow)(void *),
					  void *arg,
					  u8 timer_index);
964
965
966
967
968
969
void ath9k_hw_gen_timer_start(struct ath_hw *ah,
			      struct ath_gen_timer *timer,
			      u32 timer_next,
			      u32 timer_period);
void ath9k_hw_gen_timer_stop(struct ath_hw *ah, struct ath_gen_timer *timer);

970
971
972
void ath_gen_timer_free(struct ath_hw *ah, struct ath_gen_timer *timer);
void ath_gen_timer_isr(struct ath_hw *hw);

973
void ath9k_hw_name(struct ath_hw *ah, char *hw_name, size_t len);
974

975
976
977
/* HTC */
void ath9k_hw_htc_resetinit(struct ath_hw *ah);

978
979
980
981
/* PHY */
void ath9k_hw_get_delta_slope_vals(struct ath_hw *ah, u32 coef_scaled,
				   u32 *coef_mantissa, u32 *coef_exponent);

982
983
984
985
/*
 * Code Specific to AR5008, AR9001 or AR9002,
 * we stuff these here to avoid callbacks for AR9003.
 */
986
void ar9002_hw_cck_chan14_spread(struct ath_hw *ah);
987
int ar9002_hw_rf_claim(struct ath_hw *ah);
988
void ar9002_hw_enable_async_fifo(struct ath_hw *ah);
989

990
/*
991
 * Code specific to AR9003, we stuff these here to avoid callbacks
992
993
 * for older families
 */
994
995
996
void ar9003_hw_bb_watchdog_config(struct ath_hw *ah);
void ar9003_hw_bb_watchdog_read(struct ath_hw *ah);
void ar9003_hw_bb_watchdog_dbg_info(struct ath_hw *ah);
997
void ar9003_hw_disable_phy_restart(struct ath_hw *ah);
998
999
void ar9003_paprd_enable(struct ath_hw *ah, bool val);
void ar9003_paprd_populate_single_table(struct ath_hw *ah,
1000
					struct ath9k_hw_cal_data *caldata,