hw.h 33 KB
Newer Older
1
2
3
/*******************************************************************************

  Intel PRO/1000 Linux driver
Bruce Allan's avatar
Bruce Allan committed
4
  Copyright(c) 1999 - 2013 Intel Corporation.
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

  This program is free software; you can redistribute it and/or modify it
  under the terms and conditions of the GNU General Public License,
  version 2, as published by the Free Software Foundation.

  This program is distributed in the hope it will be useful, but WITHOUT
  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  more details.

  You should have received a copy of the GNU General Public License along with
  this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

  The full GNU General Public License is included in this distribution in
  the file called "COPYING".

  Contact Information:
  Linux NICS <linux.nics@intel.com>
  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

*******************************************************************************/

#ifndef _E1000_HW_H_
#define _E1000_HW_H_

#include <linux/types.h>

struct e1000_hw;
struct e1000_adapter;

#include "defines.h"

enum e1e_registers {
	E1000_CTRL     = 0x00000, /* Device Control - RW */
	E1000_STATUS   = 0x00008, /* Device Status - RO */
	E1000_EECD     = 0x00010, /* EEPROM/Flash Control - RW */
	E1000_EERD     = 0x00014, /* EEPROM Read - RW */
	E1000_CTRL_EXT = 0x00018, /* Extended Device Control - RW */
	E1000_FLA      = 0x0001C, /* Flash Access - RW */
	E1000_MDIC     = 0x00020, /* MDI Control - RW */
	E1000_SCTL     = 0x00024, /* SerDes Control - RW */
	E1000_FCAL     = 0x00028, /* Flow Control Address Low - RW */
	E1000_FCAH     = 0x0002C, /* Flow Control Address High -RW */
50
	E1000_FEXTNVM4 = 0x00024, /* Future Extended NVM 4 - RW */
51
52
53
	E1000_FEXTNVM  = 0x00028, /* Future Extended NVM - RW */
	E1000_FCT      = 0x00030, /* Flow Control Type - RW */
	E1000_VET      = 0x00038, /* VLAN Ether Type - RW */
54
	E1000_FEXTNVM3 = 0x0003C, /* Future Extended NVM 3 - RW */
55
56
57
58
59
	E1000_ICR      = 0x000C0, /* Interrupt Cause Read - R/clr */
	E1000_ITR      = 0x000C4, /* Interrupt Throttling Rate - RW */
	E1000_ICS      = 0x000C8, /* Interrupt Cause Set - WO */
	E1000_IMS      = 0x000D0, /* Interrupt Mask Set - RW */
	E1000_IMC      = 0x000D8, /* Interrupt Mask Clear - WO */
60
	E1000_EIAC_82574 = 0x000DC, /* Ext. Interrupt Auto Clear - RW */
61
	E1000_IAM      = 0x000E0, /* Interrupt Acknowledge Auto Mask */
62
	E1000_IVAR     = 0x000E4, /* Interrupt Vector Allocation - RW */
63
	E1000_FEXTNVM7  = 0x000E4, /* Future Extended NVM 7 - RW */
64
65
	E1000_EITR_82574_BASE = 0x000E8, /* Interrupt Throttling - RW */
#define E1000_EITR_82574(_n) (E1000_EITR_82574_BASE + (_n << 2))
66
	E1000_LPIC     = 0x000FC, /* Low Power Idle Control - RW */
67
	E1000_RCTL     = 0x00100, /* Rx Control - RW */
68
	E1000_FCTTV    = 0x00170, /* Flow Control Transmit Timer Value - RW */
69
70
71
72
73
74
	E1000_TXCW     = 0x00178, /* Tx Configuration Word - RW */
	E1000_RXCW     = 0x00180, /* Rx Configuration Word - RO */
	E1000_TCTL     = 0x00400, /* Tx Control - RW */
	E1000_TCTL_EXT = 0x00404, /* Extended Tx Control - RW */
	E1000_TIPG     = 0x00410, /* Tx Inter-packet gap -RW */
	E1000_AIT      = 0x00458, /* Adaptive Interframe Spacing Throttle -RW */
75
76
77
78
	E1000_LEDCTL   = 0x00E00, /* LED Control - RW */
	E1000_EXTCNF_CTRL  = 0x00F00, /* Extended Configuration Control */
	E1000_EXTCNF_SIZE  = 0x00F08, /* Extended Configuration Size */
	E1000_PHY_CTRL     = 0x00F10, /* PHY Control Register in CSR */
79
#define E1000_POEMB	E1000_PHY_CTRL	/* PHY OEM Bits */
80
81
	E1000_PBA      = 0x01000, /* Packet Buffer Allocation - RW */
	E1000_PBS      = 0x01008, /* Packet Buffer Size */
82
	E1000_PBECCSTS = 0x0100C, /* Packet Buffer ECC Status - RW */
83
84
85
	E1000_EEMNGCTL = 0x01010, /* MNG EEprom Control */
	E1000_EEWR     = 0x0102C, /* EEPROM Write Register - RW */
	E1000_FLOP     = 0x0103C, /* FLASH Opcode Register */
86
	E1000_PBA_ECC  = 0x01100, /* PBA ECC Register */
87
88
89
90
	E1000_ERT      = 0x02008, /* Early Rx Threshold - RW */
	E1000_FCRTL    = 0x02160, /* Flow Control Receive Threshold Low - RW */
	E1000_FCRTH    = 0x02168, /* Flow Control Receive Threshold High - RW */
	E1000_PSRCTL   = 0x02170, /* Packet Split Receive Control - RW */
91
/* Convenience macros
92
93
94
95
 *
 * Note: "_n" is the queue number of the register to be written to.
 *
 * Example usage:
96
 * E1000_RDBAL(current_rx_queue)
97
 */
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
	E1000_RDBAL_BASE = 0x02800, /* Rx Descriptor Base Address Low - RW */
#define E1000_RDBAL(_n)	(E1000_RDBAL_BASE + (_n << 8))
	E1000_RDBAH_BASE = 0x02804, /* Rx Descriptor Base Address High - RW */
#define E1000_RDBAH(_n)	(E1000_RDBAH_BASE + (_n << 8))
	E1000_RDLEN_BASE = 0x02808, /* Rx Descriptor Length - RW */
#define E1000_RDLEN(_n)	(E1000_RDLEN_BASE + (_n << 8))
	E1000_RDH_BASE = 0x02810, /* Rx Descriptor Head - RW */
#define E1000_RDH(_n)	(E1000_RDH_BASE + (_n << 8))
	E1000_RDT_BASE = 0x02818, /* Rx Descriptor Tail - RW */
#define E1000_RDT(_n)	(E1000_RDT_BASE + (_n << 8))
	E1000_RDTR     = 0x02820, /* Rx Delay Timer - RW */
	E1000_RXDCTL_BASE = 0x02828, /* Rx Descriptor Control - RW */
#define E1000_RXDCTL(_n)   (E1000_RXDCTL_BASE + (_n << 8))
	E1000_RADV     = 0x0282C, /* Rx Interrupt Absolute Delay Timer - RW */

113
	E1000_KABGTXD  = 0x03004, /* AFE Band Gap Transmit Ref Data */
114
115
116
117
118
119
120
121
122
123
	E1000_TDBAL_BASE = 0x03800, /* Tx Descriptor Base Address Low - RW */
#define E1000_TDBAL(_n)	(E1000_TDBAL_BASE + (_n << 8))
	E1000_TDBAH_BASE = 0x03804, /* Tx Descriptor Base Address High - RW */
#define E1000_TDBAH(_n)	(E1000_TDBAH_BASE + (_n << 8))
	E1000_TDLEN_BASE = 0x03808, /* Tx Descriptor Length - RW */
#define E1000_TDLEN(_n)	(E1000_TDLEN_BASE + (_n << 8))
	E1000_TDH_BASE = 0x03810, /* Tx Descriptor Head - RW */
#define E1000_TDH(_n)	(E1000_TDH_BASE + (_n << 8))
	E1000_TDT_BASE = 0x03818, /* Tx Descriptor Tail - RW */
#define E1000_TDT(_n)	(E1000_TDT_BASE + (_n << 8))
124
	E1000_TIDV     = 0x03820, /* Tx Interrupt Delay Value - RW */
125
126
	E1000_TXDCTL_BASE = 0x03828, /* Tx Descriptor Control - RW */
#define E1000_TXDCTL(_n)   (E1000_TXDCTL_BASE + (_n << 8))
127
	E1000_TADV     = 0x0382C, /* Tx Interrupt Absolute Delay Val - RW */
128
129
	E1000_TARC_BASE = 0x03840, /* Tx Arbitration Count (0) */
#define E1000_TARC(_n)   (E1000_TARC_BASE + (_n << 8))
130
131
132
133
134
135
136
137
138
139
140
	E1000_CRCERRS  = 0x04000, /* CRC Error Count - R/clr */
	E1000_ALGNERRC = 0x04004, /* Alignment Error Count - R/clr */
	E1000_SYMERRS  = 0x04008, /* Symbol Error Count - R/clr */
	E1000_RXERRC   = 0x0400C, /* Receive Error Count - R/clr */
	E1000_MPC      = 0x04010, /* Missed Packet Count - R/clr */
	E1000_SCC      = 0x04014, /* Single Collision Count - R/clr */
	E1000_ECOL     = 0x04018, /* Excessive Collision Count - R/clr */
	E1000_MCC      = 0x0401C, /* Multiple Collision Count - R/clr */
	E1000_LATECOL  = 0x04020, /* Late Collision Count - R/clr */
	E1000_COLC     = 0x04028, /* Collision Count - R/clr */
	E1000_DC       = 0x04030, /* Defer Count - R/clr */
141
	E1000_TNCRS    = 0x04034, /* Tx-No CRS - R/clr */
142
143
144
	E1000_SEC      = 0x04038, /* Sequence Error Count - R/clr */
	E1000_CEXTERR  = 0x0403C, /* Carrier Extension Error Count - R/clr */
	E1000_RLEC     = 0x04040, /* Receive Length Error Count - R/clr */
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
	E1000_XONRXC   = 0x04048, /* XON Rx Count - R/clr */
	E1000_XONTXC   = 0x0404C, /* XON Tx Count - R/clr */
	E1000_XOFFRXC  = 0x04050, /* XOFF Rx Count - R/clr */
	E1000_XOFFTXC  = 0x04054, /* XOFF Tx Count - R/clr */
	E1000_FCRUC    = 0x04058, /* Flow Control Rx Unsupported Count- R/clr */
	E1000_PRC64    = 0x0405C, /* Packets Rx (64 bytes) - R/clr */
	E1000_PRC127   = 0x04060, /* Packets Rx (65-127 bytes) - R/clr */
	E1000_PRC255   = 0x04064, /* Packets Rx (128-255 bytes) - R/clr */
	E1000_PRC511   = 0x04068, /* Packets Rx (255-511 bytes) - R/clr */
	E1000_PRC1023  = 0x0406C, /* Packets Rx (512-1023 bytes) - R/clr */
	E1000_PRC1522  = 0x04070, /* Packets Rx (1024-1522 bytes) - R/clr */
	E1000_GPRC     = 0x04074, /* Good Packets Rx Count - R/clr */
	E1000_BPRC     = 0x04078, /* Broadcast Packets Rx Count - R/clr */
	E1000_MPRC     = 0x0407C, /* Multicast Packets Rx Count - R/clr */
	E1000_GPTC     = 0x04080, /* Good Packets Tx Count - R/clr */
	E1000_GORCL    = 0x04088, /* Good Octets Rx Count Low - R/clr */
	E1000_GORCH    = 0x0408C, /* Good Octets Rx Count High - R/clr */
	E1000_GOTCL    = 0x04090, /* Good Octets Tx Count Low - R/clr */
	E1000_GOTCH    = 0x04094, /* Good Octets Tx Count High - R/clr */
	E1000_RNBC     = 0x040A0, /* Rx No Buffers Count - R/clr */
	E1000_RUC      = 0x040A4, /* Rx Undersize Count - R/clr */
	E1000_RFC      = 0x040A8, /* Rx Fragment Count - R/clr */
	E1000_ROC      = 0x040AC, /* Rx Oversize Count - R/clr */
	E1000_RJC      = 0x040B0, /* Rx Jabber Count - R/clr */
	E1000_MGTPRC   = 0x040B4, /* Management Packets Rx Count - R/clr */
170
	E1000_MGTPDC   = 0x040B8, /* Management Packets Dropped Count - R/clr */
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
	E1000_MGTPTC   = 0x040BC, /* Management Packets Tx Count - R/clr */
	E1000_TORL     = 0x040C0, /* Total Octets Rx Low - R/clr */
	E1000_TORH     = 0x040C4, /* Total Octets Rx High - R/clr */
	E1000_TOTL     = 0x040C8, /* Total Octets Tx Low - R/clr */
	E1000_TOTH     = 0x040CC, /* Total Octets Tx High - R/clr */
	E1000_TPR      = 0x040D0, /* Total Packets Rx - R/clr */
	E1000_TPT      = 0x040D4, /* Total Packets Tx - R/clr */
	E1000_PTC64    = 0x040D8, /* Packets Tx (64 bytes) - R/clr */
	E1000_PTC127   = 0x040DC, /* Packets Tx (65-127 bytes) - R/clr */
	E1000_PTC255   = 0x040E0, /* Packets Tx (128-255 bytes) - R/clr */
	E1000_PTC511   = 0x040E4, /* Packets Tx (256-511 bytes) - R/clr */
	E1000_PTC1023  = 0x040E8, /* Packets Tx (512-1023 bytes) - R/clr */
	E1000_PTC1522  = 0x040EC, /* Packets Tx (1024-1522 Bytes) - R/clr */
	E1000_MPTC     = 0x040F0, /* Multicast Packets Tx Count - R/clr */
	E1000_BPTC     = 0x040F4, /* Broadcast Packets Tx Count - R/clr */
	E1000_TSCTC    = 0x040F8, /* TCP Segmentation Context Tx - R/clr */
	E1000_TSCTFC   = 0x040FC, /* TCP Segmentation Context Tx Fail - R/clr */
188
189
190
191
192
193
194
195
196
	E1000_IAC      = 0x04100, /* Interrupt Assertion Count */
	E1000_ICRXPTC  = 0x04104, /* Irq Cause Rx Packet Timer Expire Count */
	E1000_ICRXATC  = 0x04108, /* Irq Cause Rx Abs Timer Expire Count */
	E1000_ICTXPTC  = 0x0410C, /* Irq Cause Tx Packet Timer Expire Count */
	E1000_ICTXATC  = 0x04110, /* Irq Cause Tx Abs Timer Expire Count */
	E1000_ICTXQEC  = 0x04118, /* Irq Cause Tx Queue Empty Count */
	E1000_ICTXQMTC = 0x0411C, /* Irq Cause Tx Queue MinThreshold Count */
	E1000_ICRXDMTC = 0x04120, /* Irq Cause Rx Desc MinThreshold Count */
	E1000_ICRXOC   = 0x04124, /* Irq Cause Receiver Overrun Count */
197
198
199
200
	E1000_PCS_LCTL = 0x04208, /* PCS Link Control - RW */
	E1000_PCS_LSTAT = 0x0420C, /* PCS Link Status - RO */
	E1000_PCS_ANADV = 0x04218, /* AN advertisement - RW */
	E1000_PCS_LPAB = 0x0421C, /* Link Partner Ability - RW */
201
	E1000_RXCSUM   = 0x05000, /* Rx Checksum Control - RW */
202
	E1000_RFCTL    = 0x05008, /* Receive Filter Control */
203
	E1000_MTA      = 0x05200, /* Multicast Table Array - RW Array */
204
205
206
207
208
	E1000_RAL_BASE = 0x05400, /* Receive Address Low - RW */
#define E1000_RAL(_n)   (E1000_RAL_BASE + ((_n) * 8))
#define E1000_RA        (E1000_RAL(0))
	E1000_RAH_BASE = 0x05404, /* Receive Address High - RW */
#define E1000_RAH(_n)   (E1000_RAH_BASE + ((_n) * 8))
Bruce Allan's avatar
Bruce Allan committed
209
210
211
212
	E1000_SHRAL_PCH_LPT_BASE = 0x05408,
#define E1000_SHRAL_PCH_LPT(_n)   (E1000_SHRAL_PCH_LPT_BASE + ((_n) * 8))
	E1000_SHRAH_PCH_LTP_BASE = 0x0540C,
#define E1000_SHRAH_PCH_LPT(_n)   (E1000_SHRAH_PCH_LTP_BASE + ((_n) * 8))
213
214
215
216
	E1000_SHRAL_BASE = 0x05438, /* Shared Receive Address Low - RW */
#define E1000_SHRAL(_n)   (E1000_SHRAL_BASE + ((_n) * 8))
	E1000_SHRAH_BASE = 0x0543C, /* Shared Receive Address High - RW */
#define E1000_SHRAH(_n)   (E1000_SHRAH_BASE + ((_n) * 8))
217
218
219
220
	E1000_VFTA     = 0x05600, /* VLAN Filter Table Array - RW Array */
	E1000_WUC      = 0x05800, /* Wakeup Control - RW */
	E1000_WUFC     = 0x05808, /* Wakeup Filter Control - RW */
	E1000_WUS      = 0x05810, /* Wakeup Status - RO */
221
	E1000_MRQC     = 0x05818, /* Multiple Receive Control - RW */
222
223
224
225
226
227
	E1000_MANC     = 0x05820, /* Management Control - RW */
	E1000_FFLT     = 0x05F00, /* Flexible Filter Length Table - RW Array */
	E1000_HOST_IF  = 0x08800, /* Host Interface */

	E1000_KMRNCTRLSTA = 0x00034, /* MAC-PHY interface - RW */
	E1000_MANC2H    = 0x05860, /* Management Control To Host - RW */
228
229
	E1000_MDEF_BASE = 0x05890, /* Management Decision Filters */
#define E1000_MDEF(_n)   (E1000_MDEF_BASE + ((_n) * 4))
230
231
	E1000_SW_FW_SYNC = 0x05B5C, /* Software-Firmware Synchronization - RW */
	E1000_GCR	= 0x05B00, /* PCI-Ex Control */
232
	E1000_GCR2      = 0x05B64, /* PCI-Ex Control #2 */
233
234
235
	E1000_FACTPS    = 0x05B30, /* Function Active and Power State to MNG */
	E1000_SWSM      = 0x05B50, /* SW Semaphore */
	E1000_FWSM      = 0x05B54, /* FW Semaphore */
236
	E1000_SWSM2     = 0x05B58, /* Driver-only SW semaphore */
237
238
239
240
	E1000_RETA_BASE = 0x05C00, /* Redirection Table - RW */
#define E1000_RETA(_n)	(E1000_RETA_BASE + ((_n) * 4))
	E1000_RSSRK_BASE = 0x05C80, /* RSS Random Key - RW */
#define E1000_RSSRK(_n)	(E1000_RSSRK_BASE + ((_n) * 4))
241
242
243
244
	E1000_FFLT_DBG  = 0x05F04, /* Debug Register */
	E1000_PCH_RAICC_BASE = 0x05F50, /* Receive Address Initial CRC */
#define E1000_PCH_RAICC(_n)	(E1000_PCH_RAICC_BASE + ((_n) * 4))
#define E1000_CRC_OFFSET	E1000_PCH_RAICC_BASE
245
	E1000_HICR      = 0x08F00, /* Host Interface Control */
246
247
248
249
250
251
252
253
254
	E1000_SYSTIML   = 0x0B600, /* System time register Low - RO */
	E1000_SYSTIMH   = 0x0B604, /* System time register High - RO */
	E1000_TIMINCA   = 0x0B608, /* Increment attributes register - RW */
	E1000_TSYNCTXCTL = 0x0B614, /* Tx Time Sync Control register - RW */
	E1000_TXSTMPL   = 0x0B618, /* Tx timestamp value Low - RO */
	E1000_TXSTMPH   = 0x0B61C, /* Tx timestamp value High - RO */
	E1000_TSYNCRXCTL = 0x0B620, /* Rx Time Sync Control register - RW */
	E1000_RXSTMPL   = 0x0B624, /* Rx timestamp Low - RO */
	E1000_RXSTMPH   = 0x0B628, /* Rx timestamp High - RO */
255
256
	E1000_RXMTRL    = 0x0B634, /* Timesync Rx EtherType and Msg Type - RW */
	E1000_RXUDP     = 0x0B638, /* Timesync Rx UDP Port - RW */
257
258
};

259
#define E1000_MAX_PHY_ADDR		4
260
261
262
263
264
265
266
267

/* IGP01E1000 Specific Registers */
#define IGP01E1000_PHY_PORT_CONFIG	0x10 /* Port Config */
#define IGP01E1000_PHY_PORT_STATUS	0x11 /* Status */
#define IGP01E1000_PHY_PORT_CTRL	0x12 /* Control */
#define IGP01E1000_PHY_LINK_HEALTH	0x13 /* PHY Link Health */
#define IGP02E1000_PHY_POWER_MGMT	0x19 /* Power Management */
#define IGP01E1000_PHY_PAGE_SELECT	0x1F /* Page Select */
268
269
270
271
272
273
274
275
276
277
278
#define BM_PHY_PAGE_SELECT		22   /* Page Select for BM */
#define IGP_PAGE_SHIFT			5
#define PHY_REG_MASK			0x1F

#define BM_WUC_PAGE			800
#define BM_WUC_ADDRESS_OPCODE		0x11
#define BM_WUC_DATA_OPCODE		0x12
#define BM_WUC_ENABLE_PAGE		769
#define BM_WUC_ENABLE_REG		17
#define BM_WUC_ENABLE_BIT		(1 << 2)
#define BM_WUC_HOST_WU_BIT		(1 << 4)
279
#define BM_WUC_ME_WU_BIT		(1 << 5)
280
281
282
283

#define BM_WUC	PHY_REG(BM_WUC_PAGE, 1)
#define BM_WUFC PHY_REG(BM_WUC_PAGE, 2)
#define BM_WUS	PHY_REG(BM_WUC_PAGE, 3)
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299

#define IGP01E1000_PHY_PCS_INIT_REG	0x00B4
#define IGP01E1000_PHY_POLARITY_MASK	0x0078

#define IGP01E1000_PSCR_AUTO_MDIX	0x1000
#define IGP01E1000_PSCR_FORCE_MDI_MDIX	0x2000 /* 0=MDI, 1=MDIX */

#define IGP01E1000_PSCFR_SMART_SPEED	0x0080

#define IGP02E1000_PM_SPD		0x0001 /* Smart Power Down */
#define IGP02E1000_PM_D0_LPLU		0x0002 /* For D0a states */
#define IGP02E1000_PM_D3_LPLU		0x0004 /* For all other states */

#define IGP01E1000_PLHR_SS_DOWNGRADE	0x8000

#define IGP01E1000_PSSR_POLARITY_REVERSED	0x0002
300
#define IGP01E1000_PSSR_MDIX			0x0800
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
#define IGP01E1000_PSSR_SPEED_MASK		0xC000
#define IGP01E1000_PSSR_SPEED_1000MBPS		0xC000

#define IGP02E1000_PHY_CHANNEL_NUM		4
#define IGP02E1000_PHY_AGC_A			0x11B1
#define IGP02E1000_PHY_AGC_B			0x12B1
#define IGP02E1000_PHY_AGC_C			0x14B1
#define IGP02E1000_PHY_AGC_D			0x18B1

#define IGP02E1000_AGC_LENGTH_SHIFT	9 /* Course - 15:13, Fine - 12:9 */
#define IGP02E1000_AGC_LENGTH_MASK	0x7F
#define IGP02E1000_AGC_RANGE		15

/* manage.c */
#define E1000_VFTA_ENTRY_SHIFT		5
#define E1000_VFTA_ENTRY_MASK		0x7F
#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK	0x1F

#define E1000_HICR_EN			0x01  /* Enable bit - RO */
320
321
/* Driver sets this bit when done to put command in RAM */
#define E1000_HICR_C			0x02
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
#define E1000_HICR_FW_RESET_ENABLE	0x40
#define E1000_HICR_FW_RESET		0x80

#define E1000_FWSM_MODE_MASK		0xE
#define E1000_FWSM_MODE_SHIFT		1

#define E1000_MNG_IAMT_MODE		0x3
#define E1000_MNG_DHCP_COOKIE_LENGTH	0x10
#define E1000_MNG_DHCP_COOKIE_OFFSET	0x6F0
#define E1000_MNG_DHCP_COMMAND_TIMEOUT	10
#define E1000_MNG_DHCP_TX_PAYLOAD_CMD	64
#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING	0x1
#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN	0x2

/* nvm.c */
#define E1000_STM_OPCODE  0xDB00

#define E1000_KMRNCTRLSTA_OFFSET	0x001F0000
#define E1000_KMRNCTRLSTA_OFFSET_SHIFT	16
#define E1000_KMRNCTRLSTA_REN		0x00200000
342
#define E1000_KMRNCTRLSTA_CTRL_OFFSET	0x1    /* Kumeran Control */
343
#define E1000_KMRNCTRLSTA_DIAG_OFFSET	0x3    /* Kumeran Diagnostic */
344
345
#define E1000_KMRNCTRLSTA_TIMEOUTS	0x4    /* Kumeran Timeouts */
#define E1000_KMRNCTRLSTA_INBAND_PARAM	0x9    /* Kumeran InBand Parameters */
346
#define E1000_KMRNCTRLSTA_IBIST_DISABLE	0x0200 /* Kumeran IBIST Disable */
347
#define E1000_KMRNCTRLSTA_DIAG_NELPBK	0x1000 /* Nearend Loopback mode */
348
#define E1000_KMRNCTRLSTA_K1_CONFIG	0x7
349
#define E1000_KMRNCTRLSTA_K1_ENABLE	0x0002
350
#define E1000_KMRNCTRLSTA_HD_CTRL	0x10   /* Kumeran HD Control */
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379

#define IFE_PHY_EXTENDED_STATUS_CONTROL	0x10
#define IFE_PHY_SPECIAL_CONTROL		0x11 /* 100BaseTx PHY Special Control */
#define IFE_PHY_SPECIAL_CONTROL_LED	0x1B /* PHY Special and LED Control */
#define IFE_PHY_MDIX_CONTROL		0x1C /* MDI/MDI-X Control */

/* IFE PHY Extended Status Control */
#define IFE_PESC_POLARITY_REVERSED	0x0100

/* IFE PHY Special Control */
#define IFE_PSC_AUTO_POLARITY_DISABLE		0x0010
#define IFE_PSC_FORCE_POLARITY			0x0020

/* IFE PHY Special Control and LED Control */
#define IFE_PSCL_PROBE_MODE		0x0020
#define IFE_PSCL_PROBE_LEDS_OFF		0x0006 /* Force LEDs 0 and 2 off */
#define IFE_PSCL_PROBE_LEDS_ON		0x0007 /* Force LEDs 0 and 2 on */

/* IFE PHY MDIX Control */
#define IFE_PMC_MDIX_STATUS	0x0020 /* 1=MDI-X, 0=MDI */
#define IFE_PMC_FORCE_MDIX	0x0040 /* 1=force MDI-X, 0=force MDI */
#define IFE_PMC_AUTO_MDIX	0x0080 /* 1=enable auto MDI/MDI-X, 0=disable */

#define E1000_CABLE_LENGTH_UNDEFINED	0xFF

#define E1000_DEV_ID_82571EB_COPPER		0x105E
#define E1000_DEV_ID_82571EB_FIBER		0x105F
#define E1000_DEV_ID_82571EB_SERDES		0x1060
#define E1000_DEV_ID_82571EB_QUAD_COPPER	0x10A4
380
#define E1000_DEV_ID_82571PT_QUAD_COPPER	0x10D5
381
382
#define E1000_DEV_ID_82571EB_QUAD_FIBER		0x10A5
#define E1000_DEV_ID_82571EB_QUAD_COPPER_LP	0x10BC
383
384
#define E1000_DEV_ID_82571EB_SERDES_DUAL	0x10D9
#define E1000_DEV_ID_82571EB_SERDES_QUAD	0x10DA
385
386
387
388
389
390
391
#define E1000_DEV_ID_82572EI_COPPER		0x107D
#define E1000_DEV_ID_82572EI_FIBER		0x107E
#define E1000_DEV_ID_82572EI_SERDES		0x107F
#define E1000_DEV_ID_82572EI			0x10B9
#define E1000_DEV_ID_82573E			0x108B
#define E1000_DEV_ID_82573E_IAMT		0x108C
#define E1000_DEV_ID_82573L			0x109A
392
#define E1000_DEV_ID_82574L			0x10D3
393
#define E1000_DEV_ID_82574LA			0x10F6
394
#define E1000_DEV_ID_82583V                     0x150C
395
396
397
398
399
400

#define E1000_DEV_ID_80003ES2LAN_COPPER_DPT	0x1096
#define E1000_DEV_ID_80003ES2LAN_SERDES_DPT	0x1098
#define E1000_DEV_ID_80003ES2LAN_COPPER_SPT	0x10BA
#define E1000_DEV_ID_80003ES2LAN_SERDES_SPT	0x10BB

401
#define E1000_DEV_ID_ICH8_82567V_3		0x1501
402
403
404
405
406
407
408
409
#define E1000_DEV_ID_ICH8_IGP_M_AMT		0x1049
#define E1000_DEV_ID_ICH8_IGP_AMT		0x104A
#define E1000_DEV_ID_ICH8_IGP_C			0x104B
#define E1000_DEV_ID_ICH8_IFE			0x104C
#define E1000_DEV_ID_ICH8_IFE_GT		0x10C4
#define E1000_DEV_ID_ICH8_IFE_G			0x10C5
#define E1000_DEV_ID_ICH8_IGP_M			0x104D
#define E1000_DEV_ID_ICH9_IGP_AMT		0x10BD
410
#define E1000_DEV_ID_ICH9_BM			0x10E5
411
412
413
#define E1000_DEV_ID_ICH9_IGP_M_AMT		0x10F5
#define E1000_DEV_ID_ICH9_IGP_M			0x10BF
#define E1000_DEV_ID_ICH9_IGP_M_V		0x10CB
414
415
416
417
#define E1000_DEV_ID_ICH9_IGP_C			0x294C
#define E1000_DEV_ID_ICH9_IFE			0x10C0
#define E1000_DEV_ID_ICH9_IFE_GT		0x10C3
#define E1000_DEV_ID_ICH9_IFE_G			0x10C2
418
419
420
#define E1000_DEV_ID_ICH10_R_BM_LM		0x10CC
#define E1000_DEV_ID_ICH10_R_BM_LF		0x10CD
#define E1000_DEV_ID_ICH10_R_BM_V		0x10CE
421
422
#define E1000_DEV_ID_ICH10_D_BM_LM		0x10DE
#define E1000_DEV_ID_ICH10_D_BM_LF		0x10DF
423
#define E1000_DEV_ID_ICH10_D_BM_V		0x1525
424
425
426
427
#define E1000_DEV_ID_PCH_M_HV_LM		0x10EA
#define E1000_DEV_ID_PCH_M_HV_LC		0x10EB
#define E1000_DEV_ID_PCH_D_HV_DM		0x10EF
#define E1000_DEV_ID_PCH_D_HV_DC		0x10F0
428
429
#define E1000_DEV_ID_PCH2_LV_LM			0x1502
#define E1000_DEV_ID_PCH2_LV_V			0x1503
Bruce Allan's avatar
Bruce Allan committed
430
431
#define E1000_DEV_ID_PCH_LPT_I217_LM		0x153A
#define E1000_DEV_ID_PCH_LPT_I217_V		0x153B
Bruce Allan's avatar
Bruce Allan committed
432
433
#define E1000_DEV_ID_PCH_LPTLP_I218_LM		0x155A
#define E1000_DEV_ID_PCH_LPTLP_I218_V		0x1559
434

435
436
#define E1000_REVISION_4 4

437
438
#define E1000_FUNC_1 1

439
440
441
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0   0
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1   3

442
443
444
445
enum e1000_mac_type {
	e1000_82571,
	e1000_82572,
	e1000_82573,
446
	e1000_82574,
447
	e1000_82583,
448
449
450
	e1000_80003es2lan,
	e1000_ich8lan,
	e1000_ich9lan,
451
	e1000_ich10lan,
452
	e1000_pchlan,
453
	e1000_pch2lan,
Bruce Allan's avatar
Bruce Allan committed
454
	e1000_pch_lpt,
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
};

enum e1000_media_type {
	e1000_media_type_unknown = 0,
	e1000_media_type_copper = 1,
	e1000_media_type_fiber = 2,
	e1000_media_type_internal_serdes = 3,
	e1000_num_media_types
};

enum e1000_nvm_type {
	e1000_nvm_unknown = 0,
	e1000_nvm_none,
	e1000_nvm_eeprom_spi,
	e1000_nvm_flash_hw,
	e1000_nvm_flash_sw
};

enum e1000_nvm_override {
	e1000_nvm_override_none = 0,
	e1000_nvm_override_spi_small,
	e1000_nvm_override_spi_large
};

enum e1000_phy_type {
	e1000_phy_unknown = 0,
	e1000_phy_none,
	e1000_phy_m88,
	e1000_phy_igp,
	e1000_phy_igp_2,
	e1000_phy_gg82563,
	e1000_phy_igp_3,
	e1000_phy_ife,
488
	e1000_phy_bm,
489
490
	e1000_phy_82578,
	e1000_phy_82577,
491
	e1000_phy_82579,
Bruce Allan's avatar
Bruce Allan committed
492
	e1000_phy_i217,
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
};

enum e1000_bus_width {
	e1000_bus_width_unknown = 0,
	e1000_bus_width_pcie_x1,
	e1000_bus_width_pcie_x2,
	e1000_bus_width_pcie_x4 = 4,
	e1000_bus_width_32,
	e1000_bus_width_64,
	e1000_bus_width_reserved
};

enum e1000_1000t_rx_status {
	e1000_1000t_rx_status_not_ok = 0,
	e1000_1000t_rx_status_ok,
	e1000_1000t_rx_status_undefined = 0xFF
};

enum e1000_rev_polarity{
	e1000_rev_polarity_normal = 0,
	e1000_rev_polarity_reversed,
	e1000_rev_polarity_undefined = 0xFF
};

517
enum e1000_fc_mode {
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
	e1000_fc_none = 0,
	e1000_fc_rx_pause,
	e1000_fc_tx_pause,
	e1000_fc_full,
	e1000_fc_default = 0xFF
};

enum e1000_ms_type {
	e1000_ms_hw_default = 0,
	e1000_ms_force_master,
	e1000_ms_force_slave,
	e1000_ms_auto
};

enum e1000_smart_speed {
	e1000_smart_speed_default = 0,
	e1000_smart_speed_on,
	e1000_smart_speed_off
};

538
539
540
541
542
543
544
enum e1000_serdes_link_state {
	e1000_serdes_link_down = 0,
	e1000_serdes_link_autoneg_progress,
	e1000_serdes_link_autoneg_complete,
	e1000_serdes_link_forced_up
};

545
546
547
/* Receive Descriptor - Extended */
union e1000_rx_desc_extended {
	struct {
Al Viro's avatar
Al Viro committed
548
549
		__le64 buffer_addr;
		__le64 reserved;
550
551
552
	} read;
	struct {
		struct {
Al Viro's avatar
Al Viro committed
553
			__le32 mrq;	      /* Multiple Rx Queues */
554
			union {
Al Viro's avatar
Al Viro committed
555
				__le32 rss;	    /* RSS Hash */
556
				struct {
Al Viro's avatar
Al Viro committed
557
558
					__le16 ip_id;  /* IP id */
					__le16 csum;   /* Packet Checksum */
559
560
561
562
				} csum_ip;
			} hi_dword;
		} lower;
		struct {
Al Viro's avatar
Al Viro committed
563
564
565
			__le32 status_error;     /* ext status/error */
			__le16 length;
			__le16 vlan;	     /* VLAN tag */
566
567
568
569
570
571
572
573
574
		} upper;
	} wb;  /* writeback */
};

#define MAX_PS_BUFFERS 4
/* Receive Descriptor - Packet Split */
union e1000_rx_desc_packet_split {
	struct {
		/* one buffer for protocol header(s), three data buffers */
Al Viro's avatar
Al Viro committed
575
		__le64 buffer_addr[MAX_PS_BUFFERS];
576
577
578
	} read;
	struct {
		struct {
Al Viro's avatar
Al Viro committed
579
			__le32 mrq;	      /* Multiple Rx Queues */
580
			union {
Al Viro's avatar
Al Viro committed
581
				__le32 rss;	      /* RSS Hash */
582
				struct {
Al Viro's avatar
Al Viro committed
583
584
					__le16 ip_id;    /* IP id */
					__le16 csum;     /* Packet Checksum */
585
586
587
588
				} csum_ip;
			} hi_dword;
		} lower;
		struct {
Al Viro's avatar
Al Viro committed
589
590
591
			__le32 status_error;     /* ext status/error */
			__le16 length0;	  /* length of buffer 0 */
			__le16 vlan;	     /* VLAN tag */
592
593
		} middle;
		struct {
Al Viro's avatar
Al Viro committed
594
595
			__le16 header_status;
			__le16 length[3];	/* length of buffers 1-3 */
596
		} upper;
Al Viro's avatar
Al Viro committed
597
		__le64 reserved;
598
599
600
601
602
	} wb; /* writeback */
};

/* Transmit Descriptor */
struct e1000_tx_desc {
Al Viro's avatar
Al Viro committed
603
	__le64 buffer_addr;      /* Address of the descriptor's data buffer */
604
	union {
Al Viro's avatar
Al Viro committed
605
		__le32 data;
606
		struct {
Al Viro's avatar
Al Viro committed
607
			__le16 length;    /* Data buffer length */
608
609
610
611
612
			u8 cso;	/* Checksum offset */
			u8 cmd;	/* Descriptor control */
		} flags;
	} lower;
	union {
Al Viro's avatar
Al Viro committed
613
		__le32 data;
614
615
616
		struct {
			u8 status;     /* Descriptor status */
			u8 css;	/* Checksum start */
Al Viro's avatar
Al Viro committed
617
			__le16 special;
618
619
620
621
622
623
624
		} fields;
	} upper;
};

/* Offload Context Descriptor */
struct e1000_context_desc {
	union {
Al Viro's avatar
Al Viro committed
625
		__le32 ip_config;
626
627
628
		struct {
			u8 ipcss;      /* IP checksum start */
			u8 ipcso;      /* IP checksum offset */
Al Viro's avatar
Al Viro committed
629
			__le16 ipcse;     /* IP checksum end */
630
631
632
		} ip_fields;
	} lower_setup;
	union {
Al Viro's avatar
Al Viro committed
633
		__le32 tcp_config;
634
635
636
		struct {
			u8 tucss;      /* TCP checksum start */
			u8 tucso;      /* TCP checksum offset */
Al Viro's avatar
Al Viro committed
637
			__le16 tucse;     /* TCP checksum end */
638
639
		} tcp_fields;
	} upper_setup;
Al Viro's avatar
Al Viro committed
640
	__le32 cmd_and_length;
641
	union {
Al Viro's avatar
Al Viro committed
642
		__le32 data;
643
644
645
		struct {
			u8 status;     /* Descriptor status */
			u8 hdr_len;    /* Header length */
Al Viro's avatar
Al Viro committed
646
			__le16 mss;       /* Maximum segment size */
647
648
649
650
651
652
		} fields;
	} tcp_seg_setup;
};

/* Offload data descriptor */
struct e1000_data_desc {
Al Viro's avatar
Al Viro committed
653
	__le64 buffer_addr;   /* Address of the descriptor's buffer address */
654
	union {
Al Viro's avatar
Al Viro committed
655
		__le32 data;
656
		struct {
Al Viro's avatar
Al Viro committed
657
			__le16 length;    /* Data buffer length */
658
659
660
661
662
			u8 typ_len_ext;
			u8 cmd;
		} flags;
	} lower;
	union {
Al Viro's avatar
Al Viro committed
663
		__le32 data;
664
665
666
		struct {
			u8 status;     /* Descriptor status */
			u8 popts;      /* Packet Options */
Al Viro's avatar
Al Viro committed
667
			__le16 special;   /* */
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
		} fields;
	} upper;
};

/* Statistics counters collected by the MAC */
struct e1000_hw_stats {
	u64 crcerrs;
	u64 algnerrc;
	u64 symerrs;
	u64 rxerrc;
	u64 mpc;
	u64 scc;
	u64 ecol;
	u64 mcc;
	u64 latecol;
	u64 colc;
	u64 dc;
	u64 tncrs;
	u64 sec;
	u64 cexterr;
	u64 rlec;
	u64 xonrxc;
	u64 xontxc;
	u64 xoffrxc;
	u64 xofftxc;
	u64 fcruc;
	u64 prc64;
	u64 prc127;
	u64 prc255;
	u64 prc511;
	u64 prc1023;
	u64 prc1522;
	u64 gprc;
	u64 bprc;
	u64 mprc;
	u64 gptc;
704
705
	u64 gorc;
	u64 gotc;
706
707
708
709
710
711
712
713
	u64 rnbc;
	u64 ruc;
	u64 rfc;
	u64 roc;
	u64 rjc;
	u64 mgprc;
	u64 mgpdc;
	u64 mgptc;
714
715
	u64 tor;
	u64 tot;
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
	u64 tpr;
	u64 tpt;
	u64 ptc64;
	u64 ptc127;
	u64 ptc255;
	u64 ptc511;
	u64 ptc1023;
	u64 ptc1522;
	u64 mptc;
	u64 bptc;
	u64 tsctc;
	u64 tsctfc;
	u64 iac;
	u64 icrxptc;
	u64 icrxatc;
	u64 ictxptc;
	u64 ictxatc;
	u64 ictxqec;
	u64 ictxqmtc;
	u64 icrxdmtc;
	u64 icrxoc;
};

struct e1000_phy_stats {
	u32 idle_errors;
	u32 receive_errors;
};

struct e1000_host_mng_dhcp_cookie {
	u32 signature;
	u8  status;
	u8  reserved0;
	u16 vlan_id;
	u32 reserved1;
	u16 reserved2;
	u8  reserved3;
	u8  checksum;
};

/* Host Interface "Rev 1" */
struct e1000_host_command_header {
	u8 command_id;
	u8 command_length;
	u8 command_options;
	u8 checksum;
};

#define E1000_HI_MAX_DATA_LENGTH     252
struct e1000_host_command_info {
	struct e1000_host_command_header command_header;
	u8 command_data[E1000_HI_MAX_DATA_LENGTH];
};

/* Host Interface "Rev 2" */
struct e1000_host_mng_command_header {
	u8  command_id;
	u8  checksum;
	u16 reserved1;
	u16 reserved2;
	u16 command_length;
};

#define E1000_HI_MAX_MNG_DATA_LENGTH 0x6F8
struct e1000_host_mng_command_info {
	struct e1000_host_mng_command_header command_header;
	u8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH];
};

/* Function pointers and static data for the MAC. */
struct e1000_mac_operations {
786
	s32  (*id_led_init)(struct e1000_hw *);
787
	s32  (*blink_led)(struct e1000_hw *);
788
	bool (*check_mng_mode)(struct e1000_hw *);
789
790
791
	s32  (*check_for_link)(struct e1000_hw *);
	s32  (*cleanup_led)(struct e1000_hw *);
	void (*clear_hw_cntrs)(struct e1000_hw *);
792
	void (*clear_vfta)(struct e1000_hw *);
793
	s32  (*get_bus_info)(struct e1000_hw *);
794
	void (*set_lan_id)(struct e1000_hw *);
795
796
797
	s32  (*get_link_up_info)(struct e1000_hw *, u16 *, u16 *);
	s32  (*led_on)(struct e1000_hw *);
	s32  (*led_off)(struct e1000_hw *);
798
	void (*update_mc_addr_list)(struct e1000_hw *, u8 *, u32);
799
800
801
802
	s32  (*reset_hw)(struct e1000_hw *);
	s32  (*init_hw)(struct e1000_hw *);
	s32  (*setup_link)(struct e1000_hw *);
	s32  (*setup_physical_interface)(struct e1000_hw *);
803
	s32  (*setup_led)(struct e1000_hw *);
804
	void (*write_vfta)(struct e1000_hw *, u32, u32);
805
	void (*config_collision_dist)(struct e1000_hw *);
806
	void (*rar_set)(struct e1000_hw *, u8 *, u32);
807
	s32  (*read_mac_addr)(struct e1000_hw *);
808
809
};

810
/* When to use various PHY register access functions:
811
812
813
814
815
816
817
818
819
820
821
822
823
 *
 *                 Func   Caller
 *   Function      Does   Does    When to use
 *   ~~~~~~~~~~~~  ~~~~~  ~~~~~~  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 *   X_reg         L,P,A  n/a     for simple PHY reg accesses
 *   X_reg_locked  P,A    L       for multiple accesses of different regs
 *                                on different pages
 *   X_reg_page    A      L,P     for multiple accesses of different regs
 *                                on the same page
 *
 * Where X=[read|write], L=locking, P=sets page, A=register access
 *
 */
824
struct e1000_phy_operations {
825
826
	s32  (*acquire)(struct e1000_hw *);
	s32  (*cfg_on_link_up)(struct e1000_hw *);
827
	s32  (*check_polarity)(struct e1000_hw *);
828
	s32  (*check_reset_block)(struct e1000_hw *);
829
	s32  (*commit)(struct e1000_hw *);
830
831
832
	s32  (*force_speed_duplex)(struct e1000_hw *);
	s32  (*get_cfg_done)(struct e1000_hw *hw);
	s32  (*get_cable_length)(struct e1000_hw *);
833
	s32  (*get_info)(struct e1000_hw *);
834
	s32  (*set_page)(struct e1000_hw *, u16);
835
836
	s32  (*read_reg)(struct e1000_hw *, u32, u16 *);
	s32  (*read_reg_locked)(struct e1000_hw *, u32, u16 *);
837
	s32  (*read_reg_page)(struct e1000_hw *, u32, u16 *);
838
839
	void (*release)(struct e1000_hw *);
	s32  (*reset)(struct e1000_hw *);
840
841
	s32  (*set_d0_lplu_state)(struct e1000_hw *, bool);
	s32  (*set_d3_lplu_state)(struct e1000_hw *, bool);
842
843
	s32  (*write_reg)(struct e1000_hw *, u32, u16);
	s32  (*write_reg_locked)(struct e1000_hw *, u32, u16);
844
	s32  (*write_reg_page)(struct e1000_hw *, u32, u16);
845
846
	void (*power_up)(struct e1000_hw *);
	void (*power_down)(struct e1000_hw *);
847
848
849
850
};

/* Function pointers for the NVM. */
struct e1000_nvm_operations {
851
852
853
	s32  (*acquire)(struct e1000_hw *);
	s32  (*read)(struct e1000_hw *, u16, u16, u16 *);
	void (*release)(struct e1000_hw *);
854
	void (*reload)(struct e1000_hw *);
855
	s32  (*update)(struct e1000_hw *);
856
	s32  (*valid_led_default)(struct e1000_hw *, u16 *);
857
858
	s32  (*validate)(struct e1000_hw *);
	s32  (*write)(struct e1000_hw *, u16, u16, u16 *);
859
860
861
862
};

struct e1000_mac_info {
	struct e1000_mac_operations ops;
863
864
	u8 addr[ETH_ALEN];
	u8 perm_addr[ETH_ALEN];
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881

	enum e1000_mac_type type;

	u32 collision_delta;
	u32 ledctl_default;
	u32 ledctl_mode1;
	u32 ledctl_mode2;
	u32 mc_filter_type;
	u32 tx_packet_delta;
	u32 txcw;

	u16 current_ifs_val;
	u16 ifs_max_val;
	u16 ifs_min_val;
	u16 ifs_ratio;
	u16 ifs_step_size;
	u16 mta_reg_count;
882
883
884
885

	/* Maximum size of the MTA register table in all supported adapters */
	#define MAX_MTA_REG 128
	u32 mta_shadow[MAX_MTA_REG];
886
887
888
889
	u16 rar_entry_count;

	u8  forced_speed_duplex;

890
	bool adaptive_ifs;
891
	bool has_fwsm;
892
893
894
895
896
897
898
	bool arc_subsystem_valid;
	bool autoneg;
	bool autoneg_failed;
	bool get_link_status;
	bool in_ifs_mode;
	bool serdes_has_link;
	bool tx_pkt_filtering;
899
	enum e1000_serdes_link_state serdes_link_state;
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
};

struct e1000_phy_info {
	struct e1000_phy_operations ops;

	enum e1000_phy_type type;

	enum e1000_1000t_rx_status local_rx;
	enum e1000_1000t_rx_status remote_rx;
	enum e1000_ms_type ms_type;
	enum e1000_ms_type original_ms_type;
	enum e1000_rev_polarity cable_polarity;
	enum e1000_smart_speed smart_speed;

	u32 addr;
	u32 id;
	u32 reset_delay_us; /* in usec */
	u32 revision;

919
920
	enum e1000_media_type media_type;

921
922
923
924
925
926
927
928
929
930
931
932
	u16 autoneg_advertised;
	u16 autoneg_mask;
	u16 cable_length;
	u16 max_cable_length;
	u16 min_cable_length;

	u8 mdix;

	bool disable_polarity_correction;
	bool is_mdix;
	bool polarity_correction;
	bool speed_downgraded;
933
	bool autoneg_wait_to_complete;
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
};

struct e1000_nvm_info {
	struct e1000_nvm_operations ops;

	enum e1000_nvm_type type;
	enum e1000_nvm_override override;

	u32 flash_bank_size;
	u32 flash_base_addr;

	u16 word_size;
	u16 delay_usec;
	u16 address_bits;
	u16 opcode_bits;
	u16 page_size;
};

struct e1000_bus_info {
	enum e1000_bus_width width;

	u16 func;
};

958
959
960
961
struct e1000_fc_info {
	u32 high_water;          /* Flow control high-water mark */
	u32 low_water;           /* Flow control low-water mark */
	u16 pause_time;          /* Flow control pause timer */
962
	u16 refresh_time;        /* Flow control refresh timer */
963
964
	bool send_xon;           /* Flow control send XON */
	bool strict_ieee;        /* Strict IEEE mode */
965
966
	enum e1000_fc_mode current_mode; /* FC mode in effect */
	enum e1000_fc_mode requested_mode; /* FC mode requested by caller */
967
968
};

969
970
struct e1000_dev_spec_82571 {
	bool laa_is_present;
971
	u32 smb_counter;
972
973
};

974
975
976
977
struct e1000_dev_spec_80003es2lan {
	bool  mdic_wa_enable;
};

978
979
980
981
982
983
984
985
986
987
struct e1000_shadow_ram {
	u16  value;
	bool modified;
};

#define E1000_ICH8_SHADOW_RAM_WORDS		2048

struct e1000_dev_spec_ich8lan {
	bool kmrn_lock_loss_workaround_enabled;
	struct e1000_shadow_ram shadow_ram[E1000_ICH8_SHADOW_RAM_WORDS];
988
	bool nvm_k1_enabled;
989
	bool eee_disable;
Bruce Allan's avatar
Bruce Allan committed
990
	u16 eee_lp_ability;
991
992
993
994
995
};

struct e1000_hw {
	struct e1000_adapter *adapter;

996
997
	void __iomem *hw_addr;
	void __iomem *flash_address;
998
999

	struct e1000_mac_info  mac;
1000
	struct e1000_fc_info   fc;