common.c 15.1 KB
Newer Older
1
/*
2
 * arch/arm/mach-orion5x/common.c
3
 *
4
 * Core functions for Marvell Orion 5x SoCs
5 6 7
 *
 * Maintainer: Tzachi Perelstein <tzachi@marvell.com>
 *
Lennert Buytenhek's avatar
Lennert Buytenhek committed
8 9
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
10 11 12 13 14
 * warranty of any kind, whether express or implied.
 */

#include <linux/kernel.h>
#include <linux/init.h>
15 16
#include <linux/platform_device.h>
#include <linux/serial_8250.h>
17
#include <linux/mbus.h>
18
#include <linux/mv643xx_eth.h>
19
#include <linux/mv643xx_i2c.h>
20
#include <linux/ata_platform.h>
21
#include <linux/spi/orion_spi.h>
22
#include <asm/page.h>
23
#include <asm/setup.h>
24
#include <asm/timex.h>
25
#include <asm/mach/arch.h>
26
#include <asm/mach/map.h>
27
#include <asm/mach/time.h>
28 29
#include <mach/hardware.h>
#include <mach/orion5x.h>
30
#include <plat/ehci-orion.h>
31
#include <plat/mv_xor.h>
32 33
#include <plat/orion_nand.h>
#include <plat/time.h>
34 35 36 37 38
#include "common.h"

/*****************************************************************************
 * I/O Address Mapping
 ****************************************************************************/
39
static struct map_desc orion5x_io_desc[] __initdata = {
40
	{
41 42 43
		.virtual	= ORION5X_REGS_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_REGS_PHYS_BASE),
		.length		= ORION5X_REGS_SIZE,
44 45
		.type		= MT_DEVICE,
	}, {
46 47 48
		.virtual	= ORION5X_PCIE_IO_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_PCIE_IO_PHYS_BASE),
		.length		= ORION5X_PCIE_IO_SIZE,
49 50
		.type		= MT_DEVICE,
	}, {
51 52 53
		.virtual	= ORION5X_PCI_IO_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_PCI_IO_PHYS_BASE),
		.length		= ORION5X_PCI_IO_SIZE,
54 55
		.type		= MT_DEVICE,
	}, {
56 57 58
		.virtual	= ORION5X_PCIE_WA_VIRT_BASE,
		.pfn		= __phys_to_pfn(ORION5X_PCIE_WA_PHYS_BASE),
		.length		= ORION5X_PCIE_WA_SIZE,
59
		.type		= MT_DEVICE,
60 61 62
	},
};

63
void __init orion5x_map_io(void)
64
{
65
	iotable_init(orion5x_io_desc, ARRAY_SIZE(orion5x_io_desc));
66
}
67

68

69
/*****************************************************************************
70
 * EHCI
71
 ****************************************************************************/
72 73
static struct orion_ehci_data orion5x_ehci_data = {
	.dram		= &orion5x_mbus_dram_info,
74 75
};

76
static u64 ehci_dmamask = 0xffffffffUL;
77 78


79 80 81
/*****************************************************************************
 * EHCI0
 ****************************************************************************/
82
static struct resource orion5x_ehci0_resources[] = {
83
	{
84
		.start	= ORION5X_USB0_PHYS_BASE,
85
		.end	= ORION5X_USB0_PHYS_BASE + SZ_4K - 1,
86
		.flags	= IORESOURCE_MEM,
87
	}, {
88 89
		.start	= IRQ_ORION5X_USB0_CTRL,
		.end	= IRQ_ORION5X_USB0_CTRL,
90 91 92 93
		.flags	= IORESOURCE_IRQ,
	},
};

94
static struct platform_device orion5x_ehci0 = {
95 96 97 98 99
	.name		= "orion-ehci",
	.id		= 0,
	.dev		= {
		.dma_mask		= &ehci_dmamask,
		.coherent_dma_mask	= 0xffffffff,
100
		.platform_data		= &orion5x_ehci_data,
101
	},
102 103
	.resource	= orion5x_ehci0_resources,
	.num_resources	= ARRAY_SIZE(orion5x_ehci0_resources),
104 105
};

106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126
void __init orion5x_ehci0_init(void)
{
	platform_device_register(&orion5x_ehci0);
}


/*****************************************************************************
 * EHCI1
 ****************************************************************************/
static struct resource orion5x_ehci1_resources[] = {
	{
		.start	= ORION5X_USB1_PHYS_BASE,
		.end	= ORION5X_USB1_PHYS_BASE + SZ_4K - 1,
		.flags	= IORESOURCE_MEM,
	}, {
		.start	= IRQ_ORION5X_USB1_CTRL,
		.end	= IRQ_ORION5X_USB1_CTRL,
		.flags	= IORESOURCE_IRQ,
	},
};

127
static struct platform_device orion5x_ehci1 = {
128 129 130 131 132
	.name		= "orion-ehci",
	.id		= 1,
	.dev		= {
		.dma_mask		= &ehci_dmamask,
		.coherent_dma_mask	= 0xffffffff,
133
		.platform_data		= &orion5x_ehci_data,
134
	},
135 136
	.resource	= orion5x_ehci1_resources,
	.num_resources	= ARRAY_SIZE(orion5x_ehci1_resources),
137 138
};

139 140 141 142 143 144
void __init orion5x_ehci1_init(void)
{
	platform_device_register(&orion5x_ehci1);
}


145
/*****************************************************************************
146
 * GigE
147
 ****************************************************************************/
148 149 150 151
struct mv643xx_eth_shared_platform_data orion5x_eth_shared_data = {
	.dram		= &orion5x_mbus_dram_info,
};

152
static struct resource orion5x_eth_shared_resources[] = {
153
	{
154 155
		.start	= ORION5X_ETH_PHYS_BASE + 0x2000,
		.end	= ORION5X_ETH_PHYS_BASE + 0x3fff,
156
		.flags	= IORESOURCE_MEM,
157 158 159 160
	}, {
		.start	= IRQ_ORION5X_ETH_ERR,
		.end	= IRQ_ORION5X_ETH_ERR,
		.flags	= IORESOURCE_IRQ,
161 162 163
	},
};

164
static struct platform_device orion5x_eth_shared = {
165 166
	.name		= MV643XX_ETH_SHARED_NAME,
	.id		= 0,
167 168 169
	.dev		= {
		.platform_data	= &orion5x_eth_shared_data,
	},
170
	.num_resources	= ARRAY_SIZE(orion5x_eth_shared_resources),
171
	.resource	= orion5x_eth_shared_resources,
172 173
};

174
static struct resource orion5x_eth_resources[] = {
175 176
	{
		.name	= "eth irq",
177 178
		.start	= IRQ_ORION5X_ETH_SUM,
		.end	= IRQ_ORION5X_ETH_SUM,
179
		.flags	= IORESOURCE_IRQ,
180
	},
181 182
};

183
static struct platform_device orion5x_eth = {
184 185 186
	.name		= MV643XX_ETH_NAME,
	.id		= 0,
	.num_resources	= 1,
187
	.resource	= orion5x_eth_resources,
188 189
};

190
void __init orion5x_eth_init(struct mv643xx_eth_platform_data *eth_data)
191
{
192
	eth_data->shared = &orion5x_eth_shared;
193
	orion5x_eth.dev.platform_data = eth_data;
194

195 196
	platform_device_register(&orion5x_eth_shared);
	platform_device_register(&orion5x_eth);
197 198
}

199

200
/*****************************************************************************
201
 * I2C
202
 ****************************************************************************/
203
static struct mv64xxx_i2c_pdata orion5x_i2c_pdata = {
204 205 206 207 208
	.freq_m		= 8, /* assumes 166 MHz TCLK */
	.freq_n		= 3,
	.timeout	= 1000, /* Default timeout of 1 second */
};

209
static struct resource orion5x_i2c_resources[] = {
210
	{
211 212
		.name	= "i2c base",
		.start	= I2C_PHYS_BASE,
213
		.end	= I2C_PHYS_BASE + 0x1f,
214 215 216 217 218 219
		.flags	= IORESOURCE_MEM,
	}, {
		.name	= "i2c irq",
		.start	= IRQ_ORION5X_I2C,
		.end	= IRQ_ORION5X_I2C,
		.flags	= IORESOURCE_IRQ,
220 221 222
	},
};

223
static struct platform_device orion5x_i2c = {
224 225
	.name		= MV64XXX_I2C_CTLR_NAME,
	.id		= 0,
226 227
	.num_resources	= ARRAY_SIZE(orion5x_i2c_resources),
	.resource	= orion5x_i2c_resources,
228
	.dev		= {
229
		.platform_data	= &orion5x_i2c_pdata,
230 231 232
	},
};

233 234 235 236 237 238
void __init orion5x_i2c_init(void)
{
	platform_device_register(&orion5x_i2c);
}


239
/*****************************************************************************
240
 * SATA
241
 ****************************************************************************/
242
static struct resource orion5x_sata_resources[] = {
243
	{
244 245 246 247 248 249 250 251 252 253
		.name	= "sata base",
		.start	= ORION5X_SATA_PHYS_BASE,
		.end	= ORION5X_SATA_PHYS_BASE + 0x5000 - 1,
		.flags	= IORESOURCE_MEM,
	}, {
		.name	= "sata irq",
		.start	= IRQ_ORION5X_SATA,
		.end	= IRQ_ORION5X_SATA,
		.flags	= IORESOURCE_IRQ,
	},
254 255
};

256
static struct platform_device orion5x_sata = {
257 258
	.name		= "sata_mv",
	.id		= 0,
259 260 261
	.dev		= {
		.coherent_dma_mask	= 0xffffffff,
	},
262 263
	.num_resources	= ARRAY_SIZE(orion5x_sata_resources),
	.resource	= orion5x_sata_resources,
264 265
};

266
void __init orion5x_sata_init(struct mv_sata_platform_data *sata_data)
267
{
268 269 270
	sata_data->dram = &orion5x_mbus_dram_info;
	orion5x_sata.dev.platform_data = sata_data;
	platform_device_register(&orion5x_sata);
271 272
}

273

274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305
/*****************************************************************************
 * SPI
 ****************************************************************************/
static struct orion_spi_info orion5x_spi_plat_data = {
	.tclk		= 0,
};

static struct resource orion5x_spi_resources[] = {
	{
		.name	= "spi base",
		.start	= SPI_PHYS_BASE,
		.end	= SPI_PHYS_BASE + 0x1f,
		.flags	= IORESOURCE_MEM,
	},
};

static struct platform_device orion5x_spi = {
	.name		= "orion_spi",
	.id		= 0,
	.dev		= {
		.platform_data	= &orion5x_spi_plat_data,
	},
	.num_resources	= ARRAY_SIZE(orion5x_spi_resources),
	.resource	= orion5x_spi_resources,
};

void __init orion5x_spi_init()
{
	platform_device_register(&orion5x_spi);
}


306
/*****************************************************************************
307 308 309 310 311 312 313 314 315 316
 * UART0
 ****************************************************************************/
static struct plat_serial8250_port orion5x_uart0_data[] = {
	{
		.mapbase	= UART0_PHYS_BASE,
		.membase	= (char *)UART0_VIRT_BASE,
		.irq		= IRQ_ORION5X_UART0,
		.flags		= UPF_SKIP_TEST | UPF_BOOT_AUTOCONF,
		.iotype		= UPIO_MEM,
		.regshift	= 2,
317
		.uartclk	= 0,
318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351
	}, {
	},
};

static struct resource orion5x_uart0_resources[] = {
	{
		.start		= UART0_PHYS_BASE,
		.end		= UART0_PHYS_BASE + 0xff,
		.flags		= IORESOURCE_MEM,
	}, {
		.start		= IRQ_ORION5X_UART0,
		.end		= IRQ_ORION5X_UART0,
		.flags		= IORESOURCE_IRQ,
	},
};

static struct platform_device orion5x_uart0 = {
	.name			= "serial8250",
	.id			= PLAT8250_DEV_PLATFORM,
	.dev			= {
		.platform_data	= orion5x_uart0_data,
	},
	.resource		= orion5x_uart0_resources,
	.num_resources		= ARRAY_SIZE(orion5x_uart0_resources),
};

void __init orion5x_uart0_init(void)
{
	platform_device_register(&orion5x_uart0);
}


/*****************************************************************************
 * UART1
352
 ****************************************************************************/
353 354 355 356 357 358 359 360
static struct plat_serial8250_port orion5x_uart1_data[] = {
	{
		.mapbase	= UART1_PHYS_BASE,
		.membase	= (char *)UART1_VIRT_BASE,
		.irq		= IRQ_ORION5X_UART1,
		.flags		= UPF_SKIP_TEST | UPF_BOOT_AUTOCONF,
		.iotype		= UPIO_MEM,
		.regshift	= 2,
361
		.uartclk	= 0,
362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391
	}, {
	},
};

static struct resource orion5x_uart1_resources[] = {
	{
		.start		= UART1_PHYS_BASE,
		.end		= UART1_PHYS_BASE + 0xff,
		.flags		= IORESOURCE_MEM,
	}, {
		.start		= IRQ_ORION5X_UART1,
		.end		= IRQ_ORION5X_UART1,
		.flags		= IORESOURCE_IRQ,
	},
};

static struct platform_device orion5x_uart1 = {
	.name			= "serial8250",
	.id			= PLAT8250_DEV_PLATFORM1,
	.dev			= {
		.platform_data	= orion5x_uart1_data,
	},
	.resource		= orion5x_uart1_resources,
	.num_resources		= ARRAY_SIZE(orion5x_uart1_resources),
};

void __init orion5x_uart1_init(void)
{
	platform_device_register(&orion5x_uart1);
}
392

393

394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490
/*****************************************************************************
 * XOR engine
 ****************************************************************************/
static struct resource orion5x_xor_shared_resources[] = {
	{
		.name	= "xor low",
		.start	= ORION5X_XOR_PHYS_BASE,
		.end	= ORION5X_XOR_PHYS_BASE + 0xff,
		.flags	= IORESOURCE_MEM,
	}, {
		.name	= "xor high",
		.start	= ORION5X_XOR_PHYS_BASE + 0x200,
		.end	= ORION5X_XOR_PHYS_BASE + 0x2ff,
		.flags	= IORESOURCE_MEM,
	},
};

static struct platform_device orion5x_xor_shared = {
	.name		= MV_XOR_SHARED_NAME,
	.id		= 0,
	.num_resources	= ARRAY_SIZE(orion5x_xor_shared_resources),
	.resource	= orion5x_xor_shared_resources,
};

static u64 orion5x_xor_dmamask = DMA_32BIT_MASK;

static struct resource orion5x_xor0_resources[] = {
	[0] = {
		.start	= IRQ_ORION5X_XOR0,
		.end	= IRQ_ORION5X_XOR0,
		.flags	= IORESOURCE_IRQ,
	},
};

static struct mv_xor_platform_data orion5x_xor0_data = {
	.shared		= &orion5x_xor_shared,
	.hw_id		= 0,
	.pool_size	= PAGE_SIZE,
};

static struct platform_device orion5x_xor0_channel = {
	.name		= MV_XOR_NAME,
	.id		= 0,
	.num_resources	= ARRAY_SIZE(orion5x_xor0_resources),
	.resource	= orion5x_xor0_resources,
	.dev		= {
		.dma_mask		= &orion5x_xor_dmamask,
		.coherent_dma_mask	= DMA_64BIT_MASK,
		.platform_data		= (void *)&orion5x_xor0_data,
	},
};

static struct resource orion5x_xor1_resources[] = {
	[0] = {
		.start	= IRQ_ORION5X_XOR1,
		.end	= IRQ_ORION5X_XOR1,
		.flags	= IORESOURCE_IRQ,
	},
};

static struct mv_xor_platform_data orion5x_xor1_data = {
	.shared		= &orion5x_xor_shared,
	.hw_id		= 1,
	.pool_size	= PAGE_SIZE,
};

static struct platform_device orion5x_xor1_channel = {
	.name		= MV_XOR_NAME,
	.id		= 1,
	.num_resources	= ARRAY_SIZE(orion5x_xor1_resources),
	.resource	= orion5x_xor1_resources,
	.dev		= {
		.dma_mask		= &orion5x_xor_dmamask,
		.coherent_dma_mask	= DMA_64BIT_MASK,
		.platform_data		= (void *)&orion5x_xor1_data,
	},
};

void __init orion5x_xor_init(void)
{
	platform_device_register(&orion5x_xor_shared);

	/*
	 * two engines can't do memset simultaneously, this limitation
	 * satisfied by removing memset support from one of the engines.
	 */
	dma_cap_set(DMA_MEMCPY, orion5x_xor0_data.cap_mask);
	dma_cap_set(DMA_XOR, orion5x_xor0_data.cap_mask);
	platform_device_register(&orion5x_xor0_channel);

	dma_cap_set(DMA_MEMCPY, orion5x_xor1_data.cap_mask);
	dma_cap_set(DMA_MEMSET, orion5x_xor1_data.cap_mask);
	dma_cap_set(DMA_XOR, orion5x_xor1_data.cap_mask);
	platform_device_register(&orion5x_xor1_channel);
}


491 492 493
/*****************************************************************************
 * Time handling
 ****************************************************************************/
494 495 496 497
int orion5x_tclk;

int __init orion5x_find_tclk(void)
{
498 499 500 501 502 503 504
	u32 dev, rev;

	orion5x_pcie_id(&dev, &rev);
	if (dev == MV88F6183_DEV_ID &&
	    (readl(MPP_RESET_SAMPLE) & 0x00000200) == 0)
		return 133333333;

505 506 507
	return 166666667;
}

508
static void orion5x_timer_init(void)
509
{
510 511
	orion5x_tclk = orion5x_find_tclk();
	orion_time_init(IRQ_ORION5X_BRIDGE, orion5x_tclk);
512 513
}

514
struct sys_timer orion5x_timer = {
515
	.init = orion5x_timer_init,
516 517
};

518

519 520 521 522
/*****************************************************************************
 * General
 ****************************************************************************/
/*
523
 * Identify device ID and rev from PCIe configuration header space '0'.
524
 */
525
static void __init orion5x_id(u32 *dev, u32 *rev, char **dev_name)
526
{
527
	orion5x_pcie_id(dev, rev);
528 529 530 531 532 533

	if (*dev == MV88F5281_DEV_ID) {
		if (*rev == MV88F5281_REV_D2) {
			*dev_name = "MV88F5281-D2";
		} else if (*rev == MV88F5281_REV_D1) {
			*dev_name = "MV88F5281-D1";
534 535
		} else if (*rev == MV88F5281_REV_D0) {
			*dev_name = "MV88F5281-D0";
536 537 538 539 540 541 542 543 544
		} else {
			*dev_name = "MV88F5281-Rev-Unsupported";
		}
	} else if (*dev == MV88F5182_DEV_ID) {
		if (*rev == MV88F5182_REV_A2) {
			*dev_name = "MV88F5182-A2";
		} else {
			*dev_name = "MV88F5182-Rev-Unsupported";
		}
545 546 547
	} else if (*dev == MV88F5181_DEV_ID) {
		if (*rev == MV88F5181_REV_B1) {
			*dev_name = "MV88F5181-Rev-B1";
548 549
		} else if (*rev == MV88F5181L_REV_A1) {
			*dev_name = "MV88F5181L-Rev-A1";
550
		} else {
551
			*dev_name = "MV88F5181(L)-Rev-Unsupported";
552
		}
553 554 555 556 557 558
	} else if (*dev == MV88F6183_DEV_ID) {
		if (*rev == MV88F6183_REV_B0) {
			*dev_name = "MV88F6183-Rev-B0";
		} else {
			*dev_name = "MV88F6183-Rev-Unsupported";
		}
559 560 561 562 563
	} else {
		*dev_name = "Device-Unknown";
	}
}

564
void __init orion5x_init(void)
565 566 567 568
{
	char *dev_name;
	u32 dev, rev;

569
	orion5x_id(&dev, &rev, &dev_name);
570 571 572
	printk(KERN_INFO "Orion ID: %s. TCLK=%d.\n", dev_name, orion5x_tclk);

	orion5x_eth_shared_data.t_clk = orion5x_tclk;
573
	orion5x_spi_plat_data.tclk = orion5x_tclk;
574 575
	orion5x_uart0_data[0].uartclk = orion5x_tclk;
	orion5x_uart1_data[0].uartclk = orion5x_tclk;
576 577 578 579

	/*
	 * Setup Orion address map
	 */
580
	orion5x_setup_cpu_mbus_bridge();
581 582 583 584 585 586 587 588 589

	/*
	 * Don't issue "Wait for Interrupt" instruction if we are
	 * running on D0 5281 silicon.
	 */
	if (dev == MV88F5281_DEV_ID && rev == MV88F5281_REV_D0) {
		printk(KERN_INFO "Orion: Applying 5281 D0 WFI workaround.\n");
		disable_hlt();
	}
590
}
591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608

/*
 * Many orion-based systems have buggy bootloader implementations.
 * This is a common fixup for bogus memory tags.
 */
void __init tag_fixup_mem32(struct machine_desc *mdesc, struct tag *t,
			    char **from, struct meminfo *meminfo)
{
	for (; t->hdr.size; t = tag_next(t))
		if (t->hdr.tag == ATAG_MEM &&
		    (!t->u.mem.size || t->u.mem.size & ~PAGE_MASK ||
		     t->u.mem.start & ~PAGE_MASK)) {
			printk(KERN_WARNING
			       "Clearing invalid memory bank %dKB@0x%08x\n",
			       t->u.mem.size / 1024, t->u.mem.start);
			t->hdr.tag = 0;
		}
}