ixgbe.h 18.9 KB
Newer Older
1 2 3
/*******************************************************************************

  Intel 10 Gigabit PCI Express Linux driver
4
  Copyright(c) 1999 - 2011 Intel Corporation.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

  This program is free software; you can redistribute it and/or modify it
  under the terms and conditions of the GNU General Public License,
  version 2, as published by the Free Software Foundation.

  This program is distributed in the hope it will be useful, but WITHOUT
  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  more details.

  You should have received a copy of the GNU General Public License along with
  this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

  The full GNU General Public License is included in this distribution in
  the file called "COPYING".

  Contact Information:
  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

*******************************************************************************/

#ifndef _IXGBE_H_
#define _IXGBE_H_

31
#include <linux/bitops.h>
32 33 34
#include <linux/types.h>
#include <linux/pci.h>
#include <linux/netdevice.h>
35
#include <linux/cpumask.h>
36
#include <linux/aer.h>
37
#include <linux/if_vlan.h>
38 39 40

#include "ixgbe_type.h"
#include "ixgbe_common.h"
41
#include "ixgbe_dcb.h"
42 43 44 45
#if defined(CONFIG_FCOE) || defined(CONFIG_FCOE_MODULE)
#define IXGBE_FCOE
#include "ixgbe_fcoe.h"
#endif /* CONFIG_FCOE or CONFIG_FCOE_MODULE */
46
#ifdef CONFIG_IXGBE_DCA
47 48
#include <linux/dca.h>
#endif
49

50 51 52
/* common prefix used by pr_<> macros */
#undef pr_fmt
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
53 54

/* TX/RX descriptor defines */
55
#define IXGBE_DEFAULT_TXD		    512
56 57 58
#define IXGBE_MAX_TXD			   4096
#define IXGBE_MIN_TXD			     64

59
#define IXGBE_DEFAULT_RXD		    512
60 61 62 63
#define IXGBE_MAX_RXD			   4096
#define IXGBE_MIN_RXD			     64

/* flow control */
64
#define IXGBE_MIN_FCRTL			   0x40
65
#define IXGBE_MAX_FCRTL			0x7FF80
66
#define IXGBE_MIN_FCRTH			  0x600
67
#define IXGBE_MAX_FCRTH			0x7FFF0
68
#define IXGBE_DEFAULT_FCPAUSE		 0xFFFF
69 70 71 72
#define IXGBE_MIN_FCPAUSE		      0
#define IXGBE_MAX_FCPAUSE		 0xFFFF

/* Supported Rx Buffer Sizes */
73
#define IXGBE_RXBUFFER_512   512    /* Used for packet split */
74
#define IXGBE_RXBUFFER_2048  2048
75 76
#define IXGBE_RXBUFFER_4096  4096
#define IXGBE_RXBUFFER_8192  8192
77
#define IXGBE_MAX_RXBUFFER   16384  /* largest size for a single descriptor */
78

79 80 81 82 83 84 85 86
/*
 * NOTE: netdev_alloc_skb reserves up to 64 bytes, NET_IP_ALIGN mans we
 * reserve 2 more, and skb_shared_info adds an additional 384 bytes more,
 * this adds up to 512 bytes of extra data meaning the smallest allocation
 * we could have is 1K.
 * i.e. RXBUFFER_512 --> size-1024 slab
 */
#define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_512
87 88 89 90 91 92 93 94 95 96

#define MAXIMUM_ETHERNET_VLAN_SIZE (ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN)

/* How many Rx Buffers do we bundle into one write to the hardware ? */
#define IXGBE_RX_BUFFER_WRITE	16	/* Must be power of 2 */

#define IXGBE_TX_FLAGS_CSUM		(u32)(1)
#define IXGBE_TX_FLAGS_VLAN		(u32)(1 << 1)
#define IXGBE_TX_FLAGS_TSO		(u32)(1 << 2)
#define IXGBE_TX_FLAGS_IPV4		(u32)(1 << 3)
97 98
#define IXGBE_TX_FLAGS_FCOE		(u32)(1 << 4)
#define IXGBE_TX_FLAGS_FSO		(u32)(1 << 5)
99
#define IXGBE_TX_FLAGS_VLAN_MASK	0xffff0000
100
#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK   0x0000e000
101 102
#define IXGBE_TX_FLAGS_VLAN_SHIFT	16

103 104
#define IXGBE_MAX_RSC_INT_RATE          162760

105 106 107 108
#define IXGBE_MAX_VF_MC_ENTRIES         30
#define IXGBE_MAX_VF_FUNCTIONS          64
#define IXGBE_MAX_VFTA_ENTRIES          128
#define MAX_EMULATION_MAC_ADDRS         16
Greg Rose's avatar
Greg Rose committed
109
#define IXGBE_MAX_PF_MACVLANS           15
110 111 112 113 114 115 116 117 118
#define VMDQ_P(p)   ((p) + adapter->num_vfs)

struct vf_data_storage {
	unsigned char vf_mac_addresses[ETH_ALEN];
	u16 vf_mc_hashes[IXGBE_MAX_VF_MC_ENTRIES];
	u16 num_vf_mc_hashes;
	u16 default_vf_vlan_id;
	u16 vlans_enabled;
	bool clear_to_send;
119 120 121
	bool pf_set_mac;
	u16 pf_vlan; /* When set, guest VLAN config not allowed. */
	u16 pf_qos;
122
	u16 tx_rate;
123 124
};

Greg Rose's avatar
Greg Rose committed
125 126 127 128 129 130 131 132 133
struct vf_macvlans {
	struct list_head l;
	int vf;
	int rar_entry;
	bool free;
	bool is_macvlan;
	u8 vf_macvlan[ETH_ALEN];
};

134 135 136 137 138 139 140 141
/* wrapper around a pointer to a socket buffer,
 * so a DMA handle can be stored along with the buffer */
struct ixgbe_tx_buffer {
	struct sk_buff *skb;
	dma_addr_t dma;
	unsigned long time_stamp;
	u16 length;
	u16 next_to_watch;
142 143 144
	unsigned int bytecount;
	u16 gso_segs;
	u8 mapped_as_page;
145 146 147 148 149 150 151
};

struct ixgbe_rx_buffer {
	struct sk_buff *skb;
	dma_addr_t dma;
	struct page *page;
	dma_addr_t page_dma;
152
	unsigned int page_offset;
153 154 155 156 157 158 159
};

struct ixgbe_queue_stats {
	u64 packets;
	u64 bytes;
};

160 161 162
struct ixgbe_tx_queue_stats {
	u64 restart_queue;
	u64 tx_busy;
163 164
	u64 completed;
	u64 tx_done_old;
165 166 167 168 169 170 171 172 173 174
};

struct ixgbe_rx_queue_stats {
	u64 rsc_count;
	u64 rsc_flush;
	u64 non_eop_descs;
	u64 alloc_rx_page_failed;
	u64 alloc_rx_buff_failed;
};

175 176 177
enum ixbge_ring_state_t {
	__IXGBE_TX_FDIR_INIT_DONE,
	__IXGBE_TX_DETECT_HANG,
178
	__IXGBE_HANG_CHECK_ARMED,
179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
	__IXGBE_RX_PS_ENABLED,
	__IXGBE_RX_RSC_ENABLED,
};

#define ring_is_ps_enabled(ring) \
	test_bit(__IXGBE_RX_PS_ENABLED, &(ring)->state)
#define set_ring_ps_enabled(ring) \
	set_bit(__IXGBE_RX_PS_ENABLED, &(ring)->state)
#define clear_ring_ps_enabled(ring) \
	clear_bit(__IXGBE_RX_PS_ENABLED, &(ring)->state)
#define check_for_tx_hang(ring) \
	test_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
#define set_check_for_tx_hang(ring) \
	set_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
#define clear_check_for_tx_hang(ring) \
	clear_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
#define ring_is_rsc_enabled(ring) \
	test_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
#define set_ring_rsc_enabled(ring) \
	set_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
#define clear_ring_rsc_enabled(ring) \
	clear_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
201 202
struct ixgbe_ring {
	void *desc;			/* descriptor ring memory */
203
	struct device *dev;             /* device for DMA mapping */
204
	struct net_device *netdev;      /* netdev ring belongs to */
205 206 207 208
	union {
		struct ixgbe_tx_buffer *tx_buffer_info;
		struct ixgbe_rx_buffer *rx_buffer_info;
	};
209
	unsigned long state;
210 211 212 213 214 215 216 217
	u8 atr_sample_rate;
	u8 atr_count;
	u16 count;			/* amount of descriptors */
	u16 rx_buf_len;
	u16 next_to_use;
	u16 next_to_clean;

	u8 queue_index; /* needed for multiqueue queue management */
218 219 220 221 222
	u8 reg_idx;			/* holds the special value that gets
					 * the hardware register offset
					 * associated with this ring, which is
					 * different for DCB and RSS modes
					 */
223
	u8 dcb_tc;
224 225

	u16 work_limit;			/* max work per interrupt */
226

227
	u8 __iomem *tail;
228

229 230
	unsigned int total_bytes;
	unsigned int total_packets;
231 232

	struct ixgbe_queue_stats stats;
Eric Dumazet's avatar
Eric Dumazet committed
233
	struct u64_stats_sync syncp;
234 235 236 237 238
	union {
		struct ixgbe_tx_queue_stats tx_stats;
		struct ixgbe_rx_queue_stats rx_stats;
	};
	int numa_node;
239 240
	unsigned int size;		/* length in bytes */
	dma_addr_t dma;			/* phys. address of descriptor ring */
Eric Dumazet's avatar
Eric Dumazet committed
241
	struct rcu_head rcu;
242
	struct ixgbe_q_vector *q_vector; /* back-pointer to host q_vector */
Jesse Brandeburg's avatar
Jesse Brandeburg committed
243
} ____cacheline_internodealigned_in_smp;
244

245 246 247
enum ixgbe_ring_f_enum {
	RING_F_NONE = 0,
	RING_F_DCB,
248
	RING_F_VMDQ,  /* SR-IOV uses the same ring feature */
249
	RING_F_RSS,
250
	RING_F_FDIR,
251 252 253
#ifdef IXGBE_FCOE
	RING_F_FCOE,
#endif /* IXGBE_FCOE */
254 255 256 257

	RING_F_ARRAY_SIZE      /* must be last in enum set */
};

258
#define IXGBE_MAX_DCB_INDICES  64
259
#define IXGBE_MAX_RSS_INDICES  16
260
#define IXGBE_MAX_VMDQ_INDICES 64
261
#define IXGBE_MAX_FDIR_INDICES 64
262 263
#ifdef IXGBE_FCOE
#define IXGBE_MAX_FCOE_INDICES  8
264 265 266 267 268
#define MAX_RX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
#define MAX_TX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
#else
#define MAX_RX_QUEUES IXGBE_MAX_FDIR_INDICES
#define MAX_TX_QUEUES IXGBE_MAX_FDIR_INDICES
269
#endif /* IXGBE_FCOE */
270 271 272
struct ixgbe_ring_feature {
	int indices;
	int mask;
Jesse Brandeburg's avatar
Jesse Brandeburg committed
273
} ____cacheline_internodealigned_in_smp;
274 275


276 277 278 279
#define MAX_RX_PACKET_BUFFERS ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) \
                              ? 8 : 1)
#define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS

280 281 282 283 284
/* MAX_MSIX_Q_VECTORS of these are allocated,
 * but we only use one per queue-specific vector.
 */
struct ixgbe_q_vector {
	struct ixgbe_adapter *adapter;
285 286 287
	unsigned int v_idx; /* index of q_vector within array, also used for
	                     * finding the bit in EICR and friends that
	                     * represents the vector for this ring */
288 289 290
#ifdef CONFIG_IXGBE_DCA
	int cpu;	    /* CPU for DCA */
#endif
291 292 293 294 295
	struct napi_struct napi;
	DECLARE_BITMAP(rxr_idx, MAX_RX_QUEUES); /* Rx ring indices */
	DECLARE_BITMAP(txr_idx, MAX_TX_QUEUES); /* Tx ring indices */
	u8 rxr_count;     /* Rx ring count assigned to this vector */
	u8 txr_count;     /* Tx ring count assigned to this vector */
296 297
	u8 tx_itr;
	u8 rx_itr;
298
	u32 eitr;
299
	cpumask_var_t affinity_mask;
300
	char name[IFNAMSIZ + 9];
301 302
};

303
/* Helper macros to switch between ints/sec and what the register uses.
304 305
 * And yes, it's the same math going both ways.  The lowest value
 * supported by all of the ixgbe hardware is 8.
306 307
 */
#define EITR_INTS_PER_SEC_TO_REG(_eitr) \
308
	((_eitr) ? (1000000000 / ((_eitr) * 256)) : 8)
309 310 311 312 313 314 315
#define EITR_REG_TO_INTS_PER_SEC EITR_INTS_PER_SEC_TO_REG

#define IXGBE_DESC_UNUSED(R) \
	((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \
	(R)->next_to_clean - (R)->next_to_use - 1)

#define IXGBE_RX_DESC_ADV(R, i)	    \
316
	(&(((union ixgbe_adv_rx_desc *)((R)->desc))[i]))
317
#define IXGBE_TX_DESC_ADV(R, i)	    \
318
	(&(((union ixgbe_adv_tx_desc *)((R)->desc))[i]))
319
#define IXGBE_TX_CTXTDESC_ADV(R, i)	    \
320
	(&(((struct ixgbe_adv_tx_context_desc *)((R)->desc))[i]))
321 322

#define IXGBE_MAX_JUMBO_FRAME_SIZE        16128
323 324 325 326
#ifdef IXGBE_FCOE
/* Use 3K as the baby jumbo frame size for FCoE */
#define IXGBE_FCOE_JUMBO_FRAME_SIZE       3072
#endif /* IXGBE_FCOE */
327

328 329 330
#define OTHER_VECTOR 1
#define NON_Q_VECTORS (OTHER_VECTOR)

331 332
#define MAX_MSIX_VECTORS_82599 64
#define MAX_MSIX_Q_VECTORS_82599 64
333 334 335
#define MAX_MSIX_VECTORS_82598 18
#define MAX_MSIX_Q_VECTORS_82598 16

336 337
#define MAX_MSIX_Q_VECTORS MAX_MSIX_Q_VECTORS_82599
#define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82599
338

339 340 341
#define MIN_MSIX_Q_VECTORS 2
#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)

342 343
/* board specific private data structure */
struct ixgbe_adapter {
344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369
	unsigned long state;

	/* Some features need tri-state capability,
	 * thus the additional *_CAPABLE flags.
	 */
	u32 flags;
#define IXGBE_FLAG_RX_CSUM_ENABLED              (u32)(1)
#define IXGBE_FLAG_MSI_CAPABLE                  (u32)(1 << 1)
#define IXGBE_FLAG_MSI_ENABLED                  (u32)(1 << 2)
#define IXGBE_FLAG_MSIX_CAPABLE                 (u32)(1 << 3)
#define IXGBE_FLAG_MSIX_ENABLED                 (u32)(1 << 4)
#define IXGBE_FLAG_RX_1BUF_CAPABLE              (u32)(1 << 6)
#define IXGBE_FLAG_RX_PS_CAPABLE                (u32)(1 << 7)
#define IXGBE_FLAG_RX_PS_ENABLED                (u32)(1 << 8)
#define IXGBE_FLAG_IN_NETPOLL                   (u32)(1 << 9)
#define IXGBE_FLAG_DCA_ENABLED                  (u32)(1 << 10)
#define IXGBE_FLAG_DCA_CAPABLE                  (u32)(1 << 11)
#define IXGBE_FLAG_IMIR_ENABLED                 (u32)(1 << 12)
#define IXGBE_FLAG_MQ_CAPABLE                   (u32)(1 << 13)
#define IXGBE_FLAG_DCB_ENABLED                  (u32)(1 << 14)
#define IXGBE_FLAG_RSS_ENABLED                  (u32)(1 << 16)
#define IXGBE_FLAG_RSS_CAPABLE                  (u32)(1 << 17)
#define IXGBE_FLAG_VMDQ_CAPABLE                 (u32)(1 << 18)
#define IXGBE_FLAG_VMDQ_ENABLED                 (u32)(1 << 19)
#define IXGBE_FLAG_FAN_FAIL_CAPABLE             (u32)(1 << 20)
#define IXGBE_FLAG_NEED_LINK_UPDATE             (u32)(1 << 22)
370 371 372 373 374 375 376
#define IXGBE_FLAG_NEED_LINK_CONFIG             (u32)(1 << 23)
#define IXGBE_FLAG_FDIR_HASH_CAPABLE            (u32)(1 << 24)
#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE         (u32)(1 << 25)
#define IXGBE_FLAG_FCOE_CAPABLE                 (u32)(1 << 26)
#define IXGBE_FLAG_FCOE_ENABLED                 (u32)(1 << 27)
#define IXGBE_FLAG_SRIOV_CAPABLE                (u32)(1 << 28)
#define IXGBE_FLAG_SRIOV_ENABLED                (u32)(1 << 29)
377 378 379 380 381

	u32 flags2;
#define IXGBE_FLAG2_RSC_CAPABLE                 (u32)(1)
#define IXGBE_FLAG2_RSC_ENABLED                 (u32)(1 << 1)
#define IXGBE_FLAG2_TEMP_SENSOR_CAPABLE         (u32)(1 << 2)
382 383
#define IXGBE_FLAG2_SEARCH_FOR_SFP              (u32)(1 << 4)
#define IXGBE_FLAG2_SFP_NEEDS_RESET             (u32)(1 << 5)
384
#define IXGBE_FLAG2_RESET_REQUESTED             (u32)(1 << 6)
385

386
	unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
387
	u16 bd_number;
388
	struct ixgbe_q_vector *q_vector[MAX_MSIX_Q_VECTORS];
389 390 391 392

	/* DCB parameters */
	struct ieee_pfc *ixgbe_ieee_pfc;
	struct ieee_ets *ixgbe_ieee_ets;
393 394 395
	struct ixgbe_dcb_config dcb_cfg;
	struct ixgbe_dcb_config temp_dcb_cfg;
	u8 dcb_set_bitmap;
396
	u8 dcbx_cap;
397
	enum ixgbe_fc_mode last_lfc_mode;
398

399
	/* Interrupt Throttle Rate */
400 401
	u32 rx_itr_setting;
	u32 tx_itr_setting;
402 403 404
	u16 eitr_low;
	u16 eitr_high;

405
	/* TX */
406
	struct ixgbe_ring *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
407
	int num_tx_queues;
408 409 410
	u32 tx_timeout_count;
	bool detect_tx_hung;

Jesse Brandeburg's avatar
Jesse Brandeburg committed
411 412 413
	u64 restart_queue;
	u64 lsc_int;

414
	/* RX */
415
	struct ixgbe_ring *rx_ring[MAX_RX_QUEUES] ____cacheline_aligned_in_smp;
416
	int num_rx_queues;
417 418
	int num_rx_pools;		/* == num_rx_queues in 82598 */
	int num_rx_queues_per_pool;	/* 1 if 82598, can be many if 82599 */
419
	u64 hw_csum_rx_error;
420
	u64 hw_rx_no_dma_resources;
421
	u64 non_eop_descs;
422
	int num_msix_vectors;
423
	int max_msix_q_vectors;         /* true count of q_vectors for device */
424
	struct ixgbe_ring_feature ring_feature[RING_F_ARRAY_SIZE];
425 426 427 428 429
	struct msix_entry *msix_entries;

	u32 alloc_rx_page_failed;
	u32 alloc_rx_buff_failed;

430 431
/* default to trying for four seconds */
#define IXGBE_TRY_LINK_TIMEOUT (4 * HZ)
432 433 434 435 436

	/* OS defined structs */
	struct net_device *netdev;
	struct pci_dev *pdev;

437 438 439 440
	u32 test_icr;
	struct ixgbe_ring test_tx_ring;
	struct ixgbe_ring test_rx_ring;

441 442 443 444
	/* structs defined in ixgbe_hw.h */
	struct ixgbe_hw hw;
	u16 msg_enable;
	struct ixgbe_hw_stats stats;
445 446

	/* Interrupt Throttle Rate */
447 448
	u32 rx_eitr_param;
	u32 tx_eitr_param;
449 450

	u64 tx_busy;
451 452
	unsigned int tx_ring_count;
	unsigned int rx_ring_count;
453 454 455 456 457

	u32 link_speed;
	bool link_up;
	unsigned long link_check_timeout;

458 459
	struct work_struct fdir_reinit_task;
	struct work_struct check_overtemp_task;
460 461
	struct work_struct service_task;
	struct timer_list service_timer;
462 463 464
	u32 fdir_pballoc;
	u32 atr_sample_rate;
	spinlock_t fdir_perfect_lock;
465 466 467
#ifdef IXGBE_FCOE
	struct ixgbe_fcoe fcoe;
#endif /* IXGBE_FCOE */
468 469
	u64 rsc_total_count;
	u64 rsc_total_flush;
470
	u32 wol;
471
	u16 eeprom_version;
472

473
	int node;
474
	u32 led_reg;
475
	u32 interrupt_event;
476
	char lsc_int_name[IFNAMSIZ + 9];
477

478 479 480 481
	/* SR-IOV */
	DECLARE_BITMAP(active_vfs, IXGBE_MAX_VF_FUNCTIONS);
	unsigned int num_vfs;
	struct vf_data_storage *vfinfo;
482
	int vf_rate_link_speed;
Greg Rose's avatar
Greg Rose committed
483 484 485
	struct vf_macvlans vf_mvs;
	struct vf_macvlans *mv_list;
	bool antispoofing_enabled;
486 487 488 489 490
};

enum ixbge_state_t {
	__IXGBE_TESTING,
	__IXGBE_RESETTING,
491
	__IXGBE_DOWN,
492 493
	__IXGBE_SERVICE_SCHED,
	__IXGBE_IN_SFP_INIT,
494 495
};

496 497 498 499 500 501 502
struct ixgbe_rsc_cb {
	dma_addr_t dma;
	u16 skb_cnt;
	bool delay_unmap;
};
#define IXGBE_RSC_CB(skb) ((struct ixgbe_rsc_cb *)(skb)->cb)

503
enum ixgbe_boards {
504
	board_82598,
505
	board_82599,
506
	board_X540,
507 508
};

509
extern struct ixgbe_info ixgbe_82598_info;
510
extern struct ixgbe_info ixgbe_82599_info;
511
extern struct ixgbe_info ixgbe_X540_info;
Jeff Kirsher's avatar
Jeff Kirsher committed
512
#ifdef CONFIG_IXGBE_DCB
513
extern const struct dcbnl_rtnl_ops dcbnl_ops;
514 515 516 517
extern int ixgbe_copy_dcb_cfg(struct ixgbe_dcb_config *src_dcb_cfg,
                              struct ixgbe_dcb_config *dst_dcb_cfg,
                              int tc_max);
#endif
518 519

extern char ixgbe_driver_name[];
Stephen Hemminger's avatar
Stephen Hemminger committed
520
extern const char ixgbe_driver_version[];
521 522 523

extern int ixgbe_up(struct ixgbe_adapter *adapter);
extern void ixgbe_down(struct ixgbe_adapter *adapter);
524
extern void ixgbe_reinit_locked(struct ixgbe_adapter *adapter);
525 526
extern void ixgbe_reset(struct ixgbe_adapter *adapter);
extern void ixgbe_set_ethtool_ops(struct net_device *netdev);
527 528 529 530
extern int ixgbe_setup_rx_resources(struct ixgbe_ring *);
extern int ixgbe_setup_tx_resources(struct ixgbe_ring *);
extern void ixgbe_free_rx_resources(struct ixgbe_ring *);
extern void ixgbe_free_tx_resources(struct ixgbe_ring *);
531 532
extern void ixgbe_configure_rx_ring(struct ixgbe_adapter *,struct ixgbe_ring *);
extern void ixgbe_configure_tx_ring(struct ixgbe_adapter *,struct ixgbe_ring *);
533 534
extern void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter,
				   struct ixgbe_ring *);
535
extern void ixgbe_update_stats(struct ixgbe_adapter *adapter);
536
extern int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter);
537
extern void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter);
538 539 540
extern netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *,
					 struct ixgbe_adapter *,
					 struct ixgbe_ring *);
541
extern void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *,
542
                                             struct ixgbe_tx_buffer *);
543
extern void ixgbe_alloc_rx_buffers(struct ixgbe_ring *, u16);
544 545
extern void ixgbe_write_eitr(struct ixgbe_q_vector *);
extern int ethtool_ioctl(struct ifreq *ifr);
546 547 548 549
extern s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw);
extern s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 pballoc);
extern s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 pballoc);
extern s32 ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw,
550 551
						 union ixgbe_atr_hash_dword input,
						 union ixgbe_atr_hash_dword common,
552
                                                 u8 queue);
553
extern s32 ixgbe_fdir_add_perfect_filter_82599(struct ixgbe_hw *hw,
554
                                      union ixgbe_atr_input *input,
555 556
                                      struct ixgbe_atr_input_masks *input_masks,
                                      u16 soft_id, u8 queue);
Don Skidmore's avatar
Don Skidmore committed
557 558 559 560
extern void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter,
                                   struct ixgbe_ring *ring);
extern void ixgbe_clear_rscctl(struct ixgbe_adapter *adapter,
                               struct ixgbe_ring *ring);
561
extern void ixgbe_set_rx_mode(struct net_device *netdev);
562
extern int ixgbe_setup_tc(struct net_device *dev, u8 tc);
563 564 565 566 567
#ifdef IXGBE_FCOE
extern void ixgbe_configure_fcoe(struct ixgbe_adapter *adapter);
extern int ixgbe_fso(struct ixgbe_adapter *adapter,
                     struct ixgbe_ring *tx_ring, struct sk_buff *skb,
                     u32 tx_flags, u8 *hdr_len);
568 569 570 571 572 573
extern void ixgbe_cleanup_fcoe(struct ixgbe_adapter *adapter);
extern int ixgbe_fcoe_ddp(struct ixgbe_adapter *adapter,
                          union ixgbe_adv_rx_desc *rx_desc,
                          struct sk_buff *skb);
extern int ixgbe_fcoe_ddp_get(struct net_device *netdev, u16 xid,
                              struct scatterlist *sgl, unsigned int sgc);
574 575
extern int ixgbe_fcoe_ddp_target(struct net_device *netdev, u16 xid,
				 struct scatterlist *sgl, unsigned int sgc);
576
extern int ixgbe_fcoe_ddp_put(struct net_device *netdev, u16 xid);
577 578
extern int ixgbe_fcoe_enable(struct net_device *netdev);
extern int ixgbe_fcoe_disable(struct net_device *netdev);
579 580 581 582
#ifdef CONFIG_IXGBE_DCB
extern u8 ixgbe_fcoe_getapp(struct ixgbe_adapter *adapter);
extern u8 ixgbe_fcoe_setapp(struct ixgbe_adapter *adapter, u8 up);
#endif /* CONFIG_IXGBE_DCB */
583
extern int ixgbe_fcoe_get_wwn(struct net_device *netdev, u64 *wwn, int type);
584
#endif /* IXGBE_FCOE */
585 586

#endif /* _IXGBE_H_ */