pata_cmd64x.c 11.2 KB
Newer Older
1
/*
2
 * pata_cmd64x.c 	- CMD64x PATA for new ATA layer
3
 *			  (C) 2005 Red Hat Inc
4
 *			  Alan Cox <alan@lxorguk.ukuu.org.uk>
5
 *			  (C) 2009-2010 Bartlomiej Zolnierkiewicz
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
 *
 * Based upon
 * linux/drivers/ide/pci/cmd64x.c		Version 1.30	Sept 10, 2002
 *
 * cmd64x.c: Enable interrupts at initialization time on Ultra/PCI machines.
 *           Note, this driver is not used at all on other systems because
 *           there the "BIOS" has done all of the following already.
 *           Due to massive hardware bugs, UltraDMA is only supported
 *           on the 646U2 and not on the 646U.
 *
 * Copyright (C) 1998		Eddie C. Dost  (ecd@skynet.be)
 * Copyright (C) 1998		David S. Miller (davem@redhat.com)
 *
 * Copyright (C) 1999-2002	Andre Hedrick <andre@linux-ide.org>
 *
 * TODO
 *	Testing work
 */
24

25 26 27 28 29 30 31 32 33 34
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>

#define DRV_NAME "pata_cmd64x"
35
#define DRV_VERSION "0.2.5"
36 37 38 39

/*
 * CMD64x specific registers definition.
 */
40

41 42
enum {
	CFR 		= 0x50,
43
		CFR_INTR_CH0  = 0x04,
44 45 46
	CNTRL		= 0x51,
		CNTRL_CH0     = 0x04,
		CNTRL_CH1     = 0x08,
47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
	CMDTIM 		= 0x52,
	ARTTIM0 	= 0x53,
	DRWTIM0 	= 0x54,
	ARTTIM1 	= 0x55,
	DRWTIM1 	= 0x56,
	ARTTIM23 	= 0x57,
		ARTTIM23_DIS_RA2  = 0x04,
		ARTTIM23_DIS_RA3  = 0x08,
		ARTTIM23_INTR_CH1 = 0x10,
	DRWTIM2 	= 0x58,
	BRST 		= 0x59,
	DRWTIM3 	= 0x5b,
	BMIDECR0	= 0x70,
	MRDMODE		= 0x71,
		MRDMODE_INTR_CH0 = 0x04,
		MRDMODE_INTR_CH1 = 0x08,
	BMIDESR0	= 0x72,
	UDIDETCR0	= 0x73,
	DTPR0		= 0x74,
	BMIDECR1	= 0x78,
	BMIDECSR	= 0x79,
	UDIDETCR1	= 0x7B,
	DTPR1		= 0x7C
};

72
static int cmd648_cable_detect(struct ata_port *ap)
73 74 75 76 77 78 79
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 r;

	/* Check cable detect bits */
	pci_read_config_byte(pdev, BMIDECSR, &r);
	if (r & (1 << ap->port_no))
80 81
		return ATA_CBL_PATA80;
	return ATA_CBL_PATA40;
82 83 84
}

/**
85
 *	cmd64x_set_piomode	-	set PIO and MWDMA timing
86 87
 *	@ap: ATA interface
 *	@adev: ATA device
88
 *	@mode: mode
89
 *
90
 *	Called to do the PIO and MWDMA mode setup.
91
 */
92

93
static void cmd64x_set_timing(struct ata_port *ap, struct ata_device *adev, u8 mode)
94 95 96 97 98
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	struct ata_timing t;
	const unsigned long T = 1000000 / 33;
	const u8 setup_data[] = { 0x40, 0x40, 0x40, 0x80, 0x00 };
99

100
	u8 reg;
101

102
	/* Port layout is not logical so use a table */
103
	const u8 arttim_port[2][2] = {
104 105 106 107 108 109 110
		{ ARTTIM0, ARTTIM1 },
		{ ARTTIM23, ARTTIM23 }
	};
	const u8 drwtim_port[2][2] = {
		{ DRWTIM0, DRWTIM1 },
		{ DRWTIM2, DRWTIM3 }
	};
111

112 113
	int arttim = arttim_port[ap->port_no][adev->devno];
	int drwtim = drwtim_port[ap->port_no][adev->devno];
114

115 116 117
	/* ata_timing_compute is smart and will produce timings for MWDMA
	   that don't violate the drives PIO capabilities. */
	if (ata_timing_compute(adev, mode, &t, T, 0) < 0) {
118 119 120 121 122 123
		printk(KERN_ERR DRV_NAME ": mode computation failed.\n");
		return;
	}
	if (ap->port_no) {
		/* Slave has shared address setup */
		struct ata_device *pair = ata_dev_pair(adev);
124

125 126 127 128 129 130
		if (pair) {
			struct ata_timing tp;
			ata_timing_compute(pair, pair->pio_mode, &tp, T, 0);
			ata_timing_merge(&t, &tp, &t, ATA_TIMING_SETUP);
		}
	}
131

132 133 134 135 136 137 138 139
	printk(KERN_DEBUG DRV_NAME ": active %d recovery %d setup %d.\n",
		t.active, t.recover, t.setup);
	if (t.recover > 16) {
		t.active += t.recover - 16;
		t.recover = 16;
	}
	if (t.active > 16)
		t.active = 16;
140

141 142
	/* Now convert the clocks into values we can actually stuff into
	   the chip */
143

144 145 146
	if (t.recover == 16)
		t.recover = 0;
	else if (t.recover > 1)
147 148 149
		t.recover--;
	else
		t.recover = 15;
150

151 152 153 154
	if (t.setup > 4)
		t.setup = 0xC0;
	else
		t.setup = setup_data[t.setup];
155

156
	t.active &= 0x0F;	/* 0 = 16 */
157

158 159 160 161 162
	/* Load setup timing */
	pci_read_config_byte(pdev, arttim, &reg);
	reg &= 0x3F;
	reg |= t.setup;
	pci_write_config_byte(pdev, arttim, reg);
163

164
	/* Load active/recovery */
165
	pci_write_config_byte(pdev, drwtim, (t.active << 4) | t.recover);
166 167
}

168 169 170 171 172 173 174 175 176 177 178 179 180 181
/**
 *	cmd64x_set_piomode	-	set initial PIO mode data
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Used when configuring the devices ot set the PIO timings. All the
 *	actual work is done by the PIO/MWDMA setting helper
 */

static void cmd64x_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	cmd64x_set_timing(ap, adev, adev->pio_mode);
}

182 183 184 185 186 187 188
/**
 *	cmd64x_set_dmamode	-	set initial DMA mode data
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Called to do the DMA mode setup.
 */
189

190 191 192
static void cmd64x_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
	static const u8 udma_data[] = {
193
		0x30, 0x20, 0x10, 0x20, 0x10, 0x00
194
	};
195

196 197 198 199 200 201
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 regU, regD;

	int pciU = UDIDETCR0 + 8 * ap->port_no;
	int pciD = BMIDESR0 + 8 * ap->port_no;
	int shift = 2 * adev->devno;
202

203 204 205
	pci_read_config_byte(pdev, pciD, &regD);
	pci_read_config_byte(pdev, pciU, &regU);

206 207 208 209 210 211
	/* DMA bits off */
	regD &= ~(0x20 << adev->devno);
	/* DMA control bits */
	regU &= ~(0x30 << shift);
	/* DMA timing bits */
	regU &= ~(0x05 << adev->devno);
212

213
	if (adev->dma_mode >= XFER_UDMA_0) {
Adrian Bunk's avatar
Adrian Bunk committed
214
		/* Merge the timing value */
215
		regU |= udma_data[adev->dma_mode - XFER_UDMA_0] << shift;
216 217
		/* Merge the control bits */
		regU |= 1 << adev->devno; /* UDMA on */
218
		if (adev->dma_mode > XFER_UDMA_2) /* 15nS timing */
219
			regU |= 4 << adev->devno;
220 221 222 223
	} else {
		regU &= ~ (1 << adev->devno);	/* UDMA off */
		cmd64x_set_timing(ap, adev, adev->dma_mode);
	}
224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242

	regD |= 0x20 << adev->devno;

	pci_write_config_byte(pdev, pciU, regU);
	pci_write_config_byte(pdev, pciD, regD);
}

/**
 *	cmd648_dma_stop	-	DMA stop callback
 *	@qc: Command in progress
 *
 *	DMA has completed.
 */

static void cmd648_bmdma_stop(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 dma_intr;
243
	int dma_mask = ap->port_no ? ARTTIM23_INTR_CH1 : CFR_INTR_CH0;
244
	int dma_reg = ap->port_no ? ARTTIM23 : CFR;
245

246
	ata_bmdma_stop(qc);
247

248 249 250
	pci_read_config_byte(pdev, dma_reg, &dma_intr);
	pci_write_config_byte(pdev, dma_reg, dma_intr | dma_mask);
}
251

252
/**
253
 *	cmd646r1_dma_stop	-	DMA stop callback
254 255
 *	@qc: Command in progress
 *
256
 *	Stub for now while investigating the r1 quirk in the old driver.
257 258
 */

259
static void cmd646r1_bmdma_stop(struct ata_queued_cmd *qc)
260 261 262
{
	ata_bmdma_stop(qc);
}
263

264
static struct scsi_host_template cmd64x_sht = {
265
	ATA_BMDMA_SHT(DRV_NAME),
266 267
};

268 269
static const struct ata_port_operations cmd64x_base_ops = {
	.inherits	= &ata_bmdma_port_ops,
270 271
	.set_piomode	= cmd64x_set_piomode,
	.set_dmamode	= cmd64x_set_dmamode,
272
};
273

274 275
static struct ata_port_operations cmd64x_port_ops = {
	.inherits	= &cmd64x_base_ops,
276
	.cable_detect	= ata_cable_40wire,
277
};
278

279 280
static struct ata_port_operations cmd646r1_port_ops = {
	.inherits	= &cmd64x_base_ops,
281
	.bmdma_stop	= cmd646r1_bmdma_stop,
282
	.cable_detect	= ata_cable_40wire,
283
};
284 285

static struct ata_port_operations cmd648_port_ops = {
286
	.inherits	= &cmd64x_base_ops,
287
	.bmdma_stop	= cmd648_bmdma_stop,
288
	.cable_detect	= cmd648_cable_detect,
289 290
};

291 292
static int cmd64x_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
{
Tejun Heo's avatar
Tejun Heo committed
293
	static const struct ata_port_info cmd_info[6] = {
294
		{	/* CMD 643 - no UDMA */
295
			.flags = ATA_FLAG_SLAVE_POSS,
296 297
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
298 299 300
			.port_ops = &cmd64x_port_ops
		},
		{	/* CMD 646 with broken UDMA */
301
			.flags = ATA_FLAG_SLAVE_POSS,
302 303
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
304 305 306
			.port_ops = &cmd64x_port_ops
		},
		{	/* CMD 646 with working UDMA */
307
			.flags = ATA_FLAG_SLAVE_POSS,
308 309
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
310
			.udma_mask = ATA_UDMA2,
311 312 313
			.port_ops = &cmd64x_port_ops
		},
		{	/* CMD 646 rev 1  */
314
			.flags = ATA_FLAG_SLAVE_POSS,
315 316
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
317 318 319
			.port_ops = &cmd646r1_port_ops
		},
		{	/* CMD 648 */
320
			.flags = ATA_FLAG_SLAVE_POSS,
321 322
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
323
			.udma_mask = ATA_UDMA4,
324 325 326
			.port_ops = &cmd648_port_ops
		},
		{	/* CMD 649 */
327
			.flags = ATA_FLAG_SLAVE_POSS,
328 329
			.pio_mask = ATA_PIO4,
			.mwdma_mask = ATA_MWDMA2,
330
			.udma_mask = ATA_UDMA5,
331 332 333
			.port_ops = &cmd648_port_ops
		}
	};
334 335 336 337 338 339
	const struct ata_port_info *ppi[] = { 
		&cmd_info[id->driver_data],
		&cmd_info[id->driver_data],
		NULL
	};
	u8 mrdmode, reg;
340
	int rc;
341 342 343 344 345 346
	struct pci_dev *bridge = pdev->bus->self;
	/* mobility split bridges don't report enabled ports correctly */
	int port_ok = !(bridge && bridge->vendor ==
			PCI_VENDOR_ID_MOBILITY_ELECTRONICS);
	/* all (with exceptions below) apart from 643 have CNTRL_CH0 bit */
	int cntrl_ch0_ok = (id->driver_data != 0);
347 348 349 350

	rc = pcim_enable_device(pdev);
	if (rc)
		return rc;
351

352
	if (id->driver_data == 0)	/* 643 */
Tejun Heo's avatar
Tejun Heo committed
353
		ata_pci_bmdma_clear_simplex(pdev);
354

355 356
	if (pdev->device == PCI_DEVICE_ID_CMD_646) {
		/* Does UDMA work ? */
357
		if (pdev->revision > 4) {
Tejun Heo's avatar
Tejun Heo committed
358
			ppi[0] = &cmd_info[2];
359 360
			ppi[1] = &cmd_info[2];
		}
361
		/* Early rev with other problems ? */
362
		else if (pdev->revision == 1) {
Tejun Heo's avatar
Tejun Heo committed
363
			ppi[0] = &cmd_info[3];
364 365 366 367 368
			ppi[1] = &cmd_info[3];
		}
		/* revs 1,2 have no CNTRL_CH0 */
		if (pdev->revision < 3)
			cntrl_ch0_ok = 0;
369 370 371 372 373 374 375
	}

	pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 64);
	pci_read_config_byte(pdev, MRDMODE, &mrdmode);
	mrdmode &= ~ 0x30;	/* IRQ set up */
	mrdmode |= 0x02;	/* Memory read line enable */
	pci_write_config_byte(pdev, MRDMODE, mrdmode);
376

377 378 379 380 381 382 383 384 385 386 387 388 389 390
	/* check for enabled ports */
	pci_read_config_byte(pdev, CNTRL, &reg);
	if (!port_ok)
		dev_printk(KERN_NOTICE, &pdev->dev, "Mobility Bridge detected, ignoring CNTRL port enable/disable\n");
	if (port_ok && cntrl_ch0_ok && !(reg & CNTRL_CH0)) {
		dev_printk(KERN_NOTICE, &pdev->dev, "Primary port is disabled\n");
		ppi[0] = &ata_dummy_port_info;
		
	}
	if (port_ok && !(reg & CNTRL_CH1)) {
		dev_printk(KERN_NOTICE, &pdev->dev, "Secondary port is disabled\n");
		ppi[1] = &ata_dummy_port_info;
	}

391 392
	/* Force PIO 0 here.. */

393 394 395 396
	/* PPC specific fixup copied from old driver */
#ifdef CONFIG_PPC
	pci_write_config_byte(pdev, UDIDETCR0, 0xF0);
#endif
397

398
	return ata_pci_bmdma_init_one(pdev, ppi, &cmd64x_sht, NULL, 0);
399 400
}

401
#ifdef CONFIG_PM
Alan's avatar
Alan committed
402 403
static int cmd64x_reinit_one(struct pci_dev *pdev)
{
404
	struct ata_host *host = dev_get_drvdata(&pdev->dev);
Alan's avatar
Alan committed
405
	u8 mrdmode;
406 407 408 409 410 411
	int rc;

	rc = ata_pci_device_do_resume(pdev);
	if (rc)
		return rc;

Alan's avatar
Alan committed
412 413 414 415 416 417 418 419
	pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 64);
	pci_read_config_byte(pdev, MRDMODE, &mrdmode);
	mrdmode &= ~ 0x30;	/* IRQ set up */
	mrdmode |= 0x02;	/* Memory read line enable */
	pci_write_config_byte(pdev, MRDMODE, mrdmode);
#ifdef CONFIG_PPC
	pci_write_config_byte(pdev, UDIDETCR0, 0xF0);
#endif
420 421
	ata_host_resume(host);
	return 0;
Alan's avatar
Alan committed
422
}
423
#endif
Alan's avatar
Alan committed
424

425 426 427 428 429 430 431
static const struct pci_device_id cmd64x[] = {
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_643), 0 },
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_646), 1 },
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_648), 4 },
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_CMD_649), 5 },

	{ },
432 433 434
};

static struct pci_driver cmd64x_pci_driver = {
435
	.name 		= DRV_NAME,
436 437
	.id_table	= cmd64x,
	.probe 		= cmd64x_init_one,
Alan's avatar
Alan committed
438
	.remove		= ata_pci_remove_one,
439
#ifdef CONFIG_PM
Alan's avatar
Alan committed
440 441
	.suspend	= ata_pci_device_suspend,
	.resume		= cmd64x_reinit_one,
442
#endif
443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462
};

static int __init cmd64x_init(void)
{
	return pci_register_driver(&cmd64x_pci_driver);
}

static void __exit cmd64x_exit(void)
{
	pci_unregister_driver(&cmd64x_pci_driver);
}

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for CMD64x series PATA controllers");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, cmd64x);
MODULE_VERSION(DRV_VERSION);

module_init(cmd64x_init);
module_exit(cmd64x_exit);