hda_intel.c 68.9 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
/*
 *
3
4
 *  hda_intel.c - Implementation of primary alsa driver code base
 *                for Intel HD Audio.
Linus Torvalds's avatar
Linus Torvalds committed
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
 *
 *  Copyright(c) 2004 Intel Corporation. All rights reserved.
 *
 *  Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
 *                     PeiSen Hou <pshou@realtek.com.tw>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License as published by the Free
 *  Software Foundation; either version 2 of the License, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 *  more details.
 *
 *  You should have received a copy of the GNU General Public License along with
 *  this program; if not, write to the Free Software Foundation, Inc., 59
 *  Temple Place - Suite 330, Boston, MA  02111-1307, USA.
 *
 *  CONTACTS:
 *
 *  Matt Jared		matt.jared@intel.com
 *  Andy Kopp		andy.kopp@intel.com
 *  Dan Kogan		dan.d.kogan@intel.com
 *
 *  CHANGES:
 *
 *  2004.12.01	Major rewrite by tiwai, merged the work of pshou
 * 
 */

#include <asm/io.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
40
#include <linux/kernel.h>
Linus Torvalds's avatar
Linus Torvalds committed
41
#include <linux/module.h>
42
#include <linux/dma-mapping.h>
Linus Torvalds's avatar
Linus Torvalds committed
43
44
45
46
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/pci.h>
47
#include <linux/mutex.h>
Takashi Iwai's avatar
Takashi Iwai committed
48
#include <linux/reboot.h>
Linus Torvalds's avatar
Linus Torvalds committed
49
50
51
52
53
#include <sound/core.h>
#include <sound/initval.h>
#include "hda_codec.h"


54
55
56
57
58
static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
static char *model[SNDRV_CARDS];
static int position_fix[SNDRV_CARDS];
59
static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
60
static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
61
static int probe_only[SNDRV_CARDS];
62
static int single_cmd;
63
static int enable_msi;
Linus Torvalds's avatar
Linus Torvalds committed
64

65
module_param_array(index, int, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
66
MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
67
module_param_array(id, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
68
MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
69
70
71
module_param_array(enable, bool, NULL, 0444);
MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
module_param_array(model, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
72
MODULE_PARM_DESC(model, "Use the given board model.");
73
module_param_array(position_fix, int, NULL, 0444);
74
MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
75
		 "(0 = auto, 1 = none, 2 = POSBUF).");
76
77
module_param_array(bdl_pos_adj, int, NULL, 0644);
MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
78
module_param_array(probe_mask, int, NULL, 0444);
79
MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
80
81
module_param_array(probe_only, bool, NULL, 0444);
MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
82
module_param(single_cmd, bool, 0444);
83
84
MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
		 "(for debugging only).");
85
module_param(enable_msi, int, 0444);
86
MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
87

88
#ifdef CONFIG_SND_HDA_POWER_SAVE
89
90
91
92
static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
module_param(power_save, int, 0644);
MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
		 "(in second, 0 = disable).");
Linus Torvalds's avatar
Linus Torvalds committed
93

94
95
96
97
98
99
100
101
102
/* reset the HD-audio controller in power save mode.
 * this may give more power-saving, but will take longer time to
 * wake up.
 */
static int power_save_controller = 1;
module_param(power_save_controller, bool, 0644);
MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
#endif

Linus Torvalds's avatar
Linus Torvalds committed
103
104
105
MODULE_LICENSE("GPL");
MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
			 "{Intel, ICH6M},"
106
			 "{Intel, ICH7},"
107
			 "{Intel, ESB2},"
108
			 "{Intel, ICH8},"
109
			 "{Intel, ICH9},"
110
			 "{Intel, ICH10},"
111
			 "{Intel, PCH},"
112
			 "{Intel, SCH},"
113
			 "{ATI, SB450},"
114
			 "{ATI, SB600},"
115
			 "{ATI, RS600},"
116
			 "{ATI, RS690},"
117
118
			 "{ATI, RS780},"
			 "{ATI, R600},"
119
120
			 "{ATI, RV630},"
			 "{ATI, RV610},"
121
122
123
124
			 "{ATI, RV670},"
			 "{ATI, RV635},"
			 "{ATI, RV620},"
			 "{ATI, RV770},"
125
			 "{VIA, VT8251},"
126
			 "{VIA, VT8237A},"
127
128
			 "{SiS, SIS966},"
			 "{ULI, M5461}}");
Linus Torvalds's avatar
Linus Torvalds committed
129
130
MODULE_DESCRIPTION("Intel HDA driver");

131
132
133
#ifdef CONFIG_SND_VERBOSE_PRINTK
#define SFX	/* nop */
#else
Linus Torvalds's avatar
Linus Torvalds committed
134
#define SFX	"hda-intel: "
135
#endif
136

Linus Torvalds's avatar
Linus Torvalds committed
137
138
139
140
/*
 * registers
 */
#define ICH6_REG_GCAP			0x00
141
142
143
144
145
#define   ICH6_GCAP_64OK	(1 << 0)   /* 64bit address support */
#define   ICH6_GCAP_NSDO	(3 << 1)   /* # of serial data out signals */
#define   ICH6_GCAP_BSS		(31 << 3)  /* # of bidirectional streams */
#define   ICH6_GCAP_ISS		(15 << 8)  /* # of input streams */
#define   ICH6_GCAP_OSS		(15 << 12) /* # of output streams */
Linus Torvalds's avatar
Linus Torvalds committed
146
147
148
149
150
#define ICH6_REG_VMIN			0x02
#define ICH6_REG_VMAJ			0x03
#define ICH6_REG_OUTPAY			0x04
#define ICH6_REG_INPAY			0x06
#define ICH6_REG_GCTL			0x08
151
152
153
#define   ICH6_GCTL_RESET	(1 << 1)   /* controller reset */
#define   ICH6_GCTL_FCNTRL	(1 << 1)   /* flush control */
#define   ICH6_GCTL_UNSOL	(1 << 8)   /* accept unsol. response enable */
Linus Torvalds's avatar
Linus Torvalds committed
154
155
156
#define ICH6_REG_WAKEEN			0x0c
#define ICH6_REG_STATESTS		0x0e
#define ICH6_REG_GSTS			0x10
157
#define   ICH6_GSTS_FSTS	(1 << 1)   /* flush status */
Linus Torvalds's avatar
Linus Torvalds committed
158
159
160
161
162
163
164
#define ICH6_REG_INTCTL			0x20
#define ICH6_REG_INTSTS			0x24
#define ICH6_REG_WALCLK			0x30
#define ICH6_REG_SYNC			0x34	
#define ICH6_REG_CORBLBASE		0x40
#define ICH6_REG_CORBUBASE		0x44
#define ICH6_REG_CORBWP			0x48
165
166
#define ICH6_REG_CORBRP			0x4a
#define   ICH6_CORBRP_RST	(1 << 15)  /* read pointer reset */
Linus Torvalds's avatar
Linus Torvalds committed
167
#define ICH6_REG_CORBCTL		0x4c
168
169
#define   ICH6_CORBCTL_RUN	(1 << 1)   /* enable DMA */
#define   ICH6_CORBCTL_CMEIE	(1 << 0)   /* enable memory error irq */
Linus Torvalds's avatar
Linus Torvalds committed
170
#define ICH6_REG_CORBSTS		0x4d
171
#define   ICH6_CORBSTS_CMEI	(1 << 0)   /* memory error indication */
Linus Torvalds's avatar
Linus Torvalds committed
172
173
174
175
176
#define ICH6_REG_CORBSIZE		0x4e

#define ICH6_REG_RIRBLBASE		0x50
#define ICH6_REG_RIRBUBASE		0x54
#define ICH6_REG_RIRBWP			0x58
177
#define   ICH6_RIRBWP_RST	(1 << 15)  /* write pointer reset */
Linus Torvalds's avatar
Linus Torvalds committed
178
179
#define ICH6_REG_RINTCNT		0x5a
#define ICH6_REG_RIRBCTL		0x5c
180
181
182
#define   ICH6_RBCTL_IRQ_EN	(1 << 0)   /* enable IRQ */
#define   ICH6_RBCTL_DMA_EN	(1 << 1)   /* enable DMA */
#define   ICH6_RBCTL_OVERRUN_EN	(1 << 2)   /* enable overrun irq */
Linus Torvalds's avatar
Linus Torvalds committed
183
#define ICH6_REG_RIRBSTS		0x5d
184
185
#define   ICH6_RBSTS_IRQ	(1 << 0)   /* response irq */
#define   ICH6_RBSTS_OVERRUN	(1 << 2)   /* overrun irq */
Linus Torvalds's avatar
Linus Torvalds committed
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
#define ICH6_REG_RIRBSIZE		0x5e

#define ICH6_REG_IC			0x60
#define ICH6_REG_IR			0x64
#define ICH6_REG_IRS			0x68
#define   ICH6_IRS_VALID	(1<<1)
#define   ICH6_IRS_BUSY		(1<<0)

#define ICH6_REG_DPLBASE		0x70
#define ICH6_REG_DPUBASE		0x74
#define   ICH6_DPLBASE_ENABLE	0x1	/* Enable position buffer */

/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };

/* stream register offsets from stream base */
#define ICH6_REG_SD_CTL			0x00
#define ICH6_REG_SD_STS			0x03
#define ICH6_REG_SD_LPIB		0x04
#define ICH6_REG_SD_CBL			0x08
#define ICH6_REG_SD_LVI			0x0c
#define ICH6_REG_SD_FIFOW		0x0e
#define ICH6_REG_SD_FIFOSIZE		0x10
#define ICH6_REG_SD_FORMAT		0x12
#define ICH6_REG_SD_BDLPL		0x18
#define ICH6_REG_SD_BDLPU		0x1c

/* PCI space */
#define ICH6_PCIREG_TCSEL	0x44

/*
 * other constants
 */

/* max number of SDs */
221
222
223
224
225
226
227
228
/* ICH, ATI and VIA have 4 playback and 4 capture */
#define ICH6_NUM_CAPTURE	4
#define ICH6_NUM_PLAYBACK	4

/* ULI has 6 playback and 5 capture */
#define ULI_NUM_CAPTURE		5
#define ULI_NUM_PLAYBACK	6

229
230
231
232
/* ATI HDMI has 1 playback and 0 capture */
#define ATIHDMI_NUM_CAPTURE	0
#define ATIHDMI_NUM_PLAYBACK	1

233
234
235
236
/* TERA has 4 playback and 3 capture */
#define TERA_NUM_CAPTURE	3
#define TERA_NUM_PLAYBACK	4

237
238
239
/* this number is statically defined for simplicity */
#define MAX_AZX_DEV		16

Linus Torvalds's avatar
Linus Torvalds committed
240
/* max number of fragments - we may use more if allocating more pages for BDL */
241
242
243
#define BDL_SIZE		4096
#define AZX_MAX_BDL_ENTRIES	(BDL_SIZE / 16)
#define AZX_MAX_FRAG		32
Linus Torvalds's avatar
Linus Torvalds committed
244
245
246
/* max buffer size - no h/w limit, you can increase as you like */
#define AZX_MAX_BUF_SIZE	(1024*1024*1024)
/* max number of PCM devics per card */
247
#define AZX_MAX_PCMS		8
Linus Torvalds's avatar
Linus Torvalds committed
248
249
250
251
252
253

/* RIRB int mask: overrun[2], response[0] */
#define RIRB_INT_RESPONSE	0x01
#define RIRB_INT_OVERRUN	0x04
#define RIRB_INT_MASK		0x05

254
255
256
/* STATESTS int mask: S3,SD2,SD1,SD0 */
#define AZX_MAX_CODECS		4
#define STATESTS_INT_MASK	0x0f
Linus Torvalds's avatar
Linus Torvalds committed
257
258
259
260

/* SD_CTL bits */
#define SD_CTL_STREAM_RESET	0x01	/* stream reset bit */
#define SD_CTL_DMA_START	0x02	/* stream DMA start bit */
261
262
263
#define SD_CTL_STRIPE		(3 << 16)	/* stripe control */
#define SD_CTL_TRAFFIC_PRIO	(1 << 18)	/* traffic priority */
#define SD_CTL_DIR		(1 << 19)	/* bi-directional stream */
Linus Torvalds's avatar
Linus Torvalds committed
264
265
266
267
268
269
270
#define SD_CTL_STREAM_TAG_MASK	(0xf << 20)
#define SD_CTL_STREAM_TAG_SHIFT	20

/* SD_CTL and SD_STS */
#define SD_INT_DESC_ERR		0x10	/* descriptor error interrupt */
#define SD_INT_FIFO_ERR		0x08	/* FIFO error interrupt */
#define SD_INT_COMPLETE		0x04	/* completion interrupt */
271
272
#define SD_INT_MASK		(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
				 SD_INT_COMPLETE)
Linus Torvalds's avatar
Linus Torvalds committed
273
274
275
276
277

/* SD_STS */
#define SD_STS_FIFO_READY	0x20	/* FIFO ready */

/* INTCTL and INTSTS */
278
279
280
#define ICH6_INT_ALL_STREAM	0xff	   /* all stream interrupts */
#define ICH6_INT_CTRL_EN	0x40000000 /* controller interrupt enable bit */
#define ICH6_INT_GLOBAL_EN	0x80000000 /* global interrupt enable bit */
Linus Torvalds's avatar
Linus Torvalds committed
281
282
283
284
285

/* below are so far hardcoded - should read registers in future */
#define ICH6_MAX_CORB_ENTRIES	256
#define ICH6_MAX_RIRB_ENTRIES	256

286
287
/* position fix mode */
enum {
288
	POS_FIX_AUTO,
289
	POS_FIX_LPIB,
290
	POS_FIX_POSBUF,
291
};
Linus Torvalds's avatar
Linus Torvalds committed
292

293
294
295
296
/* Defines for ATI HD Audio support in SB450 south bridge */
#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR   0x42
#define ATI_SB450_HDAUDIO_ENABLE_SNOOP      0x02

297
298
299
/* Defines for Nvidia HDA support */
#define NVIDIA_HDA_TRANSREG_ADDR      0x4e
#define NVIDIA_HDA_ENABLE_COHBITS     0x0f
300
301
302
#define NVIDIA_HDA_ISTRM_COH          0x4d
#define NVIDIA_HDA_OSTRM_COH          0x4c
#define NVIDIA_HDA_ENABLE_COHBIT      0x01
303

304
305
306
307
/* Defines for Intel SCH HDA snoop control */
#define INTEL_SCH_HDA_DEVC      0x78
#define INTEL_SCH_HDA_DEVC_NOSNOOP       (0x1<<11)

308
309
310
311
312
/* Define IN stream 0 FIFO size offset in VIA controller */
#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET	0x90
/* Define VIA HD Audio Device ID*/
#define VIA_HDAC_DEVICE_ID		0x3288

313
314
/* HD Audio class code */
#define PCI_CLASS_MULTIMEDIA_HD_AUDIO	0x0403
315

Linus Torvalds's avatar
Linus Torvalds committed
316
317
318
/*
 */

319
struct azx_dev {
320
	struct snd_dma_buffer bdl; /* BDL buffer */
321
	u32 *posbuf;		/* position buffer pointer */
Linus Torvalds's avatar
Linus Torvalds committed
322

323
	unsigned int bufsize;	/* size of the play buffer in bytes */
324
	unsigned int period_bytes; /* size of the period in bytes */
325
326
	unsigned int frags;	/* number for period in the play buffer */
	unsigned int fifo_size;	/* FIFO size */
327
328
	unsigned long start_jiffies;	/* start + minimum jiffies */
	unsigned long min_jiffies;	/* minimum jiffies before position is valid */
Linus Torvalds's avatar
Linus Torvalds committed
329

330
	void __iomem *sd_addr;	/* stream descriptor pointer */
Linus Torvalds's avatar
Linus Torvalds committed
331

332
	u32 sd_int_sta_mask;	/* stream int status mask */
Linus Torvalds's avatar
Linus Torvalds committed
333
334

	/* pcm support */
335
336
337
338
339
340
	struct snd_pcm_substream *substream;	/* assigned substream,
						 * set in PCM open
						 */
	unsigned int format_val;	/* format value to be set in the
					 * controller and the codec
					 */
Linus Torvalds's avatar
Linus Torvalds committed
341
342
343
	unsigned char stream_tag;	/* assigned stream */
	unsigned char index;		/* stream index */

344
345
	unsigned int opened :1;
	unsigned int running :1;
346
	unsigned int irq_pending :1;
347
	unsigned int start_flag: 1;	/* stream full start flag */
348
349
350
351
352
353
	/*
	 * For VIA:
	 *  A flag to ensure DMA position is 0
	 *  when link position is not greater than FIFO size
	 */
	unsigned int insufficient :1;
Linus Torvalds's avatar
Linus Torvalds committed
354
355
356
};

/* CORB/RIRB */
357
struct azx_rb {
Linus Torvalds's avatar
Linus Torvalds committed
358
359
360
361
362
363
364
365
366
367
	u32 *buf;		/* CORB/RIRB buffer
				 * Each CORB entry is 4byte, RIRB is 8byte
				 */
	dma_addr_t addr;	/* physical address of CORB/RIRB buffer */
	/* for RIRB */
	unsigned short rp, wp;	/* read/write pointers */
	int cmds;		/* number of pending requests */
	u32 res;		/* last read value */
};

368
369
struct azx {
	struct snd_card *card;
Linus Torvalds's avatar
Linus Torvalds committed
370
	struct pci_dev *pci;
371
	int dev_index;
Linus Torvalds's avatar
Linus Torvalds committed
372

373
374
375
376
377
378
379
380
	/* chip type specific */
	int driver_type;
	int playback_streams;
	int playback_index_offset;
	int capture_streams;
	int capture_index_offset;
	int num_streams;

Linus Torvalds's avatar
Linus Torvalds committed
381
382
383
384
385
386
387
	/* pci resources */
	unsigned long addr;
	void __iomem *remap_addr;
	int irq;

	/* locks */
	spinlock_t reg_lock;
388
	struct mutex open_mutex;
Linus Torvalds's avatar
Linus Torvalds committed
389

390
	/* streams (x num_streams) */
391
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
392
393

	/* PCM */
394
	struct snd_pcm *pcm[AZX_MAX_PCMS];
Linus Torvalds's avatar
Linus Torvalds committed
395
396
397

	/* HD codec */
	unsigned short codec_mask;
398
	int  codec_probe_mask; /* copied from probe_mask option */
Linus Torvalds's avatar
Linus Torvalds committed
399
400
401
	struct hda_bus *bus;

	/* CORB/RIRB */
402
403
	struct azx_rb corb;
	struct azx_rb rirb;
Linus Torvalds's avatar
Linus Torvalds committed
404

405
	/* CORB/RIRB and position buffers */
Linus Torvalds's avatar
Linus Torvalds committed
406
407
	struct snd_dma_buffer rb;
	struct snd_dma_buffer posbuf;
408
409
410

	/* flags */
	int position_fix;
411
	unsigned int running :1;
412
413
414
	unsigned int initialized :1;
	unsigned int single_cmd :1;
	unsigned int polling_mode :1;
415
	unsigned int msi :1;
416
	unsigned int irq_pending_warned :1;
417
	unsigned int via_dmapos_patch :1; /* enable DMA-position fix for VIA */
418
	unsigned int probing :1; /* codec probing phase */
419
420
421

	/* for debugging */
	unsigned int last_cmd;	/* last issued command (to sync) */
422
423
424

	/* for pending irqs */
	struct work_struct irq_pending_work;
Takashi Iwai's avatar
Takashi Iwai committed
425
426
427

	/* reboot notifier (for mysterious hangup problem at power-down) */
	struct notifier_block reboot_notifier;
Linus Torvalds's avatar
Linus Torvalds committed
428
429
};

430
431
432
/* driver types */
enum {
	AZX_DRIVER_ICH,
433
	AZX_DRIVER_SCH,
434
	AZX_DRIVER_ATI,
435
	AZX_DRIVER_ATIHDMI,
436
437
438
	AZX_DRIVER_VIA,
	AZX_DRIVER_SIS,
	AZX_DRIVER_ULI,
439
	AZX_DRIVER_NVIDIA,
440
	AZX_DRIVER_TERA,
441
	AZX_DRIVER_GENERIC,
442
	AZX_NUM_DRIVERS, /* keep this as last entry */
443
444
445
446
};

static char *driver_short_names[] __devinitdata = {
	[AZX_DRIVER_ICH] = "HDA Intel",
447
	[AZX_DRIVER_SCH] = "HDA Intel MID",
448
	[AZX_DRIVER_ATI] = "HDA ATI SB",
449
	[AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
450
451
	[AZX_DRIVER_VIA] = "HDA VIA VT82xx",
	[AZX_DRIVER_SIS] = "HDA SIS966",
452
453
	[AZX_DRIVER_ULI] = "HDA ULI M5461",
	[AZX_DRIVER_NVIDIA] = "HDA NVidia",
454
	[AZX_DRIVER_TERA] = "HDA Teradici", 
455
	[AZX_DRIVER_GENERIC] = "HD-Audio Generic",
456
457
};

Linus Torvalds's avatar
Linus Torvalds committed
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
/*
 * macros for easy use
 */
#define azx_writel(chip,reg,value) \
	writel(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readl(chip,reg) \
	readl((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writew(chip,reg,value) \
	writew(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readw(chip,reg) \
	readw((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writeb(chip,reg,value) \
	writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readb(chip,reg) \
	readb((chip)->remap_addr + ICH6_REG_##reg)

#define azx_sd_writel(dev,reg,value) \
	writel(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readl(dev,reg) \
	readl((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writew(dev,reg,value) \
	writew(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readw(dev,reg) \
	readw((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writeb(dev,reg,value) \
	writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readb(dev,reg) \
	readb((dev)->sd_addr + ICH6_REG_##reg)

/* for pcm support */
488
#define get_azx_dev(substream) (substream->runtime->private_data)
Linus Torvalds's avatar
Linus Torvalds committed
489

490
static int azx_acquire_irq(struct azx *chip, int do_disconnect);
Linus Torvalds's avatar
Linus Torvalds committed
491
492
493
494
495
496
497
498

/*
 * Interface for HD codec
 */

/*
 * CORB / RIRB interface
 */
499
static int azx_alloc_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
500
501
502
503
{
	int err;

	/* single page (at least 4096 bytes) must suffice for both ringbuffes */
504
505
	err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
				  snd_dma_pci_data(chip->pci),
Linus Torvalds's avatar
Linus Torvalds committed
506
507
508
509
510
511
512
513
				  PAGE_SIZE, &chip->rb);
	if (err < 0) {
		snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
		return err;
	}
	return 0;
}

514
static void azx_init_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
515
516
517
518
519
{
	/* CORB set up */
	chip->corb.addr = chip->rb.addr;
	chip->corb.buf = (u32 *)chip->rb.area;
	azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
520
	azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
521

522
523
	/* set the corb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, CORBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
524
525
526
	/* set the corb write pointer to 0 */
	azx_writew(chip, CORBWP, 0);
	/* reset the corb hw read pointer */
527
	azx_writew(chip, CORBRP, ICH6_CORBRP_RST);
Linus Torvalds's avatar
Linus Torvalds committed
528
	/* enable corb dma */
529
	azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN);
Linus Torvalds's avatar
Linus Torvalds committed
530
531
532
533

	/* RIRB set up */
	chip->rirb.addr = chip->rb.addr + 2048;
	chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
534
	chip->rirb.wp = chip->rirb.rp = chip->rirb.cmds = 0;
Linus Torvalds's avatar
Linus Torvalds committed
535
	azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
536
	azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
537

538
539
	/* set the rirb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, RIRBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
540
	/* reset the rirb hw write pointer */
541
	azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST);
Linus Torvalds's avatar
Linus Torvalds committed
542
543
544
545
546
547
	/* set N=1, get RIRB response interrupt for new entry */
	azx_writew(chip, RINTCNT, 1);
	/* enable rirb dma and response irq */
	azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
}

548
static void azx_free_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
549
550
551
552
553
554
555
{
	/* disable ringbuffer DMAs */
	azx_writeb(chip, RIRBCTL, 0);
	azx_writeb(chip, CORBCTL, 0);
}

/* send a command */
556
static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
557
{
558
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
	unsigned int wp;

	/* add command to corb */
	wp = azx_readb(chip, CORBWP);
	wp++;
	wp %= ICH6_MAX_CORB_ENTRIES;

	spin_lock_irq(&chip->reg_lock);
	chip->rirb.cmds++;
	chip->corb.buf[wp] = cpu_to_le32(val);
	azx_writel(chip, CORBWP, wp);
	spin_unlock_irq(&chip->reg_lock);

	return 0;
}

#define ICH6_RIRB_EX_UNSOL_EV	(1<<4)

/* retrieve RIRB entry - called from interrupt handler */
578
static void azx_update_rirb(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
{
	unsigned int rp, wp;
	u32 res, res_ex;

	wp = azx_readb(chip, RIRBWP);
	if (wp == chip->rirb.wp)
		return;
	chip->rirb.wp = wp;
		
	while (chip->rirb.rp != wp) {
		chip->rirb.rp++;
		chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;

		rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
		res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
		res = le32_to_cpu(chip->rirb.buf[rp]);
		if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
			snd_hda_queue_unsol_event(chip->bus, res, res_ex);
		else if (chip->rirb.cmds) {
			chip->rirb.res = res;
Takashi Iwai's avatar
Takashi Iwai committed
599
600
			smp_wmb();
			chip->rirb.cmds--;
Linus Torvalds's avatar
Linus Torvalds committed
601
602
603
604
605
		}
	}
}

/* receive a response */
606
static unsigned int azx_rirb_get_response(struct hda_bus *bus)
Linus Torvalds's avatar
Linus Torvalds committed
607
{
608
	struct azx *chip = bus->private_data;
609
	unsigned long timeout;
Linus Torvalds's avatar
Linus Torvalds committed
610

611
612
 again:
	timeout = jiffies + msecs_to_jiffies(1000);
613
	for (;;) {
614
615
616
617
618
		if (chip->polling_mode) {
			spin_lock_irq(&chip->reg_lock);
			azx_update_rirb(chip);
			spin_unlock_irq(&chip->reg_lock);
		}
Takashi Iwai's avatar
Takashi Iwai committed
619
620
		if (!chip->rirb.cmds) {
			smp_rmb();
621
			bus->rirb_error = 0;
622
			return chip->rirb.res; /* the last value */
Takashi Iwai's avatar
Takashi Iwai committed
623
		}
624
625
		if (time_after(jiffies, timeout))
			break;
626
		if (bus->needs_damn_long_delay)
627
628
629
630
631
			msleep(2); /* temporary workaround */
		else {
			udelay(10);
			cond_resched();
		}
632
	}
633

634
	if (chip->msi) {
635
		snd_printk(KERN_WARNING SFX "No response from codec, "
636
			   "disabling MSI: last cmd=0x%08x\n", chip->last_cmd);
637
638
639
640
		free_irq(chip->irq, chip);
		chip->irq = -1;
		pci_disable_msi(chip->pci);
		chip->msi = 0;
641
642
		if (azx_acquire_irq(chip, 1) < 0) {
			bus->rirb_error = 1;
643
			return -1;
644
		}
645
646
647
		goto again;
	}

648
	if (!chip->polling_mode) {
649
		snd_printk(KERN_WARNING SFX "azx_get_response timeout, "
650
651
			   "switching to polling mode: last cmd=0x%08x\n",
			   chip->last_cmd);
652
653
		chip->polling_mode = 1;
		goto again;
Linus Torvalds's avatar
Linus Torvalds committed
654
	}
655

656
657
658
659
660
661
662
663
	if (chip->probing) {
		/* If this critical timeout happens during the codec probing
		 * phase, this is likely an access to a non-existing codec
		 * slot.  Better to return an error and reset the system.
		 */
		return -1;
	}

664
	snd_printk(KERN_ERR SFX "azx_get_response timeout (ERROR): "
665
		   "last cmd=0x%08x\n", chip->last_cmd);
666
	/* re-initialize CORB/RIRB */
667
668
	spin_lock_irq(&chip->reg_lock);
	bus->rirb_error = 1;
669
670
	azx_free_cmd_io(chip);
	azx_init_cmd_io(chip);
671
	spin_unlock_irq(&chip->reg_lock);
672
	return -1;
Linus Torvalds's avatar
Linus Torvalds committed
673
674
675
676
677
678
679
680
681
682
683
684
}

/*
 * Use the single immediate command instead of CORB/RIRB for simplicity
 *
 * Note: according to Intel, this is not preferred use.  The command was
 *       intended for the BIOS only, and may get confused with unsolicited
 *       responses.  So, we shouldn't use it for normal operation from the
 *       driver.
 *       I left the codes, however, for debugging/testing purposes.
 */

685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
/* receive a response */
static int azx_single_wait_for_response(struct azx *chip)
{
	int timeout = 50;

	while (timeout--) {
		/* check IRV busy bit */
		if (azx_readw(chip, IRS) & ICH6_IRS_VALID) {
			/* reuse rirb.res as the response return value */
			chip->rirb.res = azx_readl(chip, IR);
			return 0;
		}
		udelay(1);
	}
	if (printk_ratelimit())
		snd_printd(SFX "get_response timeout: IRS=0x%x\n",
			   azx_readw(chip, IRS));
	chip->rirb.res = -1;
	return -EIO;
}

Linus Torvalds's avatar
Linus Torvalds committed
706
/* send a command */
707
static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
708
{
709
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
710
711
712
713
	int timeout = 50;

	while (timeout--) {
		/* check ICB busy bit */
714
		if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
Linus Torvalds's avatar
Linus Torvalds committed
715
			/* Clear IRV valid bit */
716
717
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_VALID);
Linus Torvalds's avatar
Linus Torvalds committed
718
			azx_writel(chip, IC, val);
719
720
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_BUSY);
721
			return azx_single_wait_for_response(chip);
Linus Torvalds's avatar
Linus Torvalds committed
722
723
724
		}
		udelay(1);
	}
725
726
727
	if (printk_ratelimit())
		snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
			   azx_readw(chip, IRS), val);
Linus Torvalds's avatar
Linus Torvalds committed
728
729
730
731
	return -EIO;
}

/* receive a response */
732
static unsigned int azx_single_get_response(struct hda_bus *bus)
Linus Torvalds's avatar
Linus Torvalds committed
733
{
734
	struct azx *chip = bus->private_data;
735
	return chip->rirb.res;
Linus Torvalds's avatar
Linus Torvalds committed
736
737
}

738
739
740
741
742
743
744
745
/*
 * The below are the main callbacks from hda_codec.
 *
 * They are just the skeleton to call sub-callbacks according to the
 * current setting of chip->single_cmd.
 */

/* send a command */
746
static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
747
{
748
	struct azx *chip = bus->private_data;
749

750
	chip->last_cmd = val;
751
	if (chip->single_cmd)
752
		return azx_single_send_cmd(bus, val);
753
	else
754
		return azx_corb_send_cmd(bus, val);
755
756
757
}

/* get a response */
758
static unsigned int azx_get_response(struct hda_bus *bus)
759
{
760
	struct azx *chip = bus->private_data;
761
	if (chip->single_cmd)
762
		return azx_single_get_response(bus);
763
	else
764
		return azx_rirb_get_response(bus);
765
766
}

767
#ifdef CONFIG_SND_HDA_POWER_SAVE
768
static void azx_power_notify(struct hda_bus *bus);
769
#endif
770

Linus Torvalds's avatar
Linus Torvalds committed
771
/* reset codec link */
772
static int azx_reset(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
773
774
775
{
	int count;

776
777
778
	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

Linus Torvalds's avatar
Linus Torvalds committed
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
	/* reset controller */
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);

	count = 50;
	while (azx_readb(chip, GCTL) && --count)
		msleep(1);

	/* delay for >= 100us for codec PLL to settle per spec
	 * Rev 0.9 section 5.5.1
	 */
	msleep(1);

	/* Bring controller out of reset */
	azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);

	count = 50;
795
	while (!azx_readb(chip, GCTL) && --count)
Linus Torvalds's avatar
Linus Torvalds committed
796
797
		msleep(1);

798
	/* Brent Chartrand said to wait >= 540us for codecs to initialize */
Linus Torvalds's avatar
Linus Torvalds committed
799
800
801
	msleep(1);

	/* check to see if controller is ready */
802
	if (!azx_readb(chip, GCTL)) {
803
		snd_printd(SFX "azx_reset: controller not ready!\n");
Linus Torvalds's avatar
Linus Torvalds committed
804
805
806
		return -EBUSY;
	}

807
	/* Accept unsolicited responses */
808
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) | ICH6_GCTL_UNSOL);
809

Linus Torvalds's avatar
Linus Torvalds committed
810
	/* detect codecs */
811
	if (!chip->codec_mask) {
Linus Torvalds's avatar
Linus Torvalds committed
812
		chip->codec_mask = azx_readw(chip, STATESTS);
813
		snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask);
Linus Torvalds's avatar
Linus Torvalds committed
814
815
816
817
818
819
820
821
822
823
824
	}

	return 0;
}


/*
 * Lowlevel interface
 */  

/* enable interrupts */
825
static void azx_int_enable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
826
827
828
829
830
831
832
{
	/* enable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
		   ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
}

/* disable interrupts */
833
static void azx_int_disable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
834
835
836
837
{
	int i;

	/* disable interrupts in stream descriptor */
838
	for (i = 0; i < chip->num_streams; i++) {
839
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
840
841
842
843
844
845
846
847
848
849
850
851
852
		azx_sd_writeb(azx_dev, SD_CTL,
			      azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
	}

	/* disable SIE for all streams */
	azx_writeb(chip, INTCTL, 0);

	/* disable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
		   ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
}

/* clear interrupts */
853
static void azx_int_clear(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
854
855
856
857
{
	int i;

	/* clear stream status */
858
	for (i = 0; i < chip->num_streams; i++) {
859
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
860
861
862
863
864
865
866
867
868
869
870
871
872
873
		azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
	}

	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

	/* clear rirb status */
	azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);

	/* clear int status */
	azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
}

/* start a stream */
874
static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
875
{
876
877
878
879
880
	/*
	 * Before stream start, initialize parameter
	 */
	azx_dev->insufficient = 1;

Linus Torvalds's avatar
Linus Torvalds committed
881
882
883
884
885
886
887
888
	/* enable SIE */
	azx_writeb(chip, INTCTL,
		   azx_readb(chip, INTCTL) | (1 << azx_dev->index));
	/* set DMA start and interrupt mask */
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
		      SD_CTL_DMA_START | SD_INT_MASK);
}

889
890
/* stop DMA */
static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
891
892
893
894
{
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
		      ~(SD_CTL_DMA_START | SD_INT_MASK));
	azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
895
896
897
898
899
900
}

/* stop a stream */
static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
{
	azx_stream_clear(chip, azx_dev);
Linus Torvalds's avatar
Linus Torvalds committed
901
902
903
904
905
906
907
	/* disable SIE */
	azx_writeb(chip, INTCTL,
		   azx_readb(chip, INTCTL) & ~(1 << azx_dev->index));
}


/*
908
 * reset and start the controller registers
Linus Torvalds's avatar
Linus Torvalds committed
909
 */
910
static void azx_init_chip(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
911
{
912
913
	if (chip->initialized)
		return;
Linus Torvalds's avatar
Linus Torvalds committed
914
915
916
917
918
919
920
921
922

	/* reset controller */
	azx_reset(chip);

	/* initialize interrupts */
	azx_int_clear(chip);
	azx_int_enable(chip);

	/* initialize the codec command I/O */
923
	azx_init_cmd_io(chip);
Linus Torvalds's avatar
Linus Torvalds committed
924

925
926
	/* program the position buffer */
	azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
Takashi Iwai's avatar
Takashi Iwai committed
927
	azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
928

929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
	chip->initialized = 1;
}

/*
 * initialize the PCI registers
 */
/* update bits in a PCI register byte */
static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
			    unsigned char mask, unsigned char val)
{
	unsigned char data;

	pci_read_config_byte(pci, reg, &data);
	data &= ~mask;
	data |= (val & mask);
	pci_write_config_byte(pci, reg, data);
}

static void azx_init_pci(struct azx *chip)
{
949
950
	unsigned short snoop;

951
952
953
954
955
956
957
	/* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
	 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
	 * Ensuring these bits are 0 clears playback static on some HD Audio
	 * codecs
	 */
	update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);

958
959
960
	switch (chip->driver_type) {
	case AZX_DRIVER_ATI:
		/* For ATI SB450 azalia HD audio, we need to enable snoop */
961
962
963
		update_pci_byte(chip->pci,
				ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 
				0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
964
965
966
		break;
	case AZX_DRIVER_NVIDIA:
		/* For NVIDIA HDA, enable snoop */
967
968
969
		update_pci_byte(chip->pci,
				NVIDIA_HDA_TRANSREG_ADDR,
				0x0f, NVIDIA_HDA_ENABLE_COHBITS);
970
971
972
973
974
975
		update_pci_byte(chip->pci,
				NVIDIA_HDA_ISTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
		update_pci_byte(chip->pci,
				NVIDIA_HDA_OSTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
976
		break;
977
978
979
	case AZX_DRIVER_SCH:
		pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
		if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
980
			pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC,
981
982
983
				snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
			pci_read_config_word(chip->pci,
				INTEL_SCH_HDA_DEVC, &snoop);
984
985
			snd_printdd(SFX "HDA snoop disabled, enabling ... %s\n",
				(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
986
987
988
989
				? "Failed" : "OK");
		}
		break;

990
        }
Linus Torvalds's avatar
Linus Torvalds committed
991
992
993
}


994
995
static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);

Linus Torvalds's avatar
Linus Torvalds committed
996
997
998
/*
 * interrupt handler
 */
999
static irqreturn_t azx_interrupt(int irq, void *dev_id)
Linus Torvalds's avatar
Linus Torvalds committed
1000
{
1001
1002
	struct azx *chip = dev_id;
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
1003
	u32 status;
1004
	int i, ok;
Linus Torvalds's avatar
Linus Torvalds committed
1005
1006
1007
1008
1009
1010
1011
1012
1013

	spin_lock(&chip->reg_lock);

	status = azx_readl(chip, INTSTS);
	if (status == 0) {
		spin_unlock(&chip->reg_lock);
		return IRQ_NONE;
	}
	
1014
	for (i = 0; i < chip->num_streams; i++) {
Linus Torvalds's avatar
Linus Torvalds committed
1015
1016
1017
		azx_dev = &chip->azx_dev[i];
		if (status & azx_dev->sd_int_sta_mask) {
			azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
1018
1019
1020
			if (!azx_dev->substream || !azx_dev->running)
				continue;
			/* check whether this IRQ is really acceptable */
1021
1022
			ok = azx_position_ok(chip, azx_dev);
			if (ok == 1) {
1023
				azx_dev->irq_pending = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1024
1025
1026
				spin_unlock(&chip->reg_lock);
				snd_pcm_period_elapsed(azx_dev->substream);
				spin_lock(&chip->reg_lock);
1027
			} else if (ok == 0 && chip->bus && chip->bus->workq) {
1028
1029
				/* bogus IRQ, process it later */
				azx_dev->irq_pending = 1;
Takashi Iwai's avatar
Takashi Iwai committed
1030
1031
				queue_work(chip->bus->workq,
					   &chip->irq_pending_work);
Linus Torvalds's avatar
Linus Torvalds committed
1032
1033
1034
1035
1036
1037
1038
			}
		}
	}

	/* clear rirb int */
	status = azx_readb(chip, RIRBSTS);
	if (status & RIRB_INT_MASK) {
1039
		if (status & RIRB_INT_RESPONSE)
Linus Torvalds's avatar
Linus Torvalds committed
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
			azx_update_rirb(chip);
		azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
	}

#if 0
	/* clear state status int */
	if (azx_readb(chip, STATESTS) & 0x04)
		azx_writeb(chip, STATESTS, 0x04);
#endif
	spin_unlock(&chip->reg_lock);
	
	return IRQ_HANDLED;
}


1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
/*
 * set up a BDL entry
 */
static int setup_bdle(struct snd_pcm_substream *substream,
		      struct azx_dev *azx_dev, u32 **bdlp,
		      int ofs, int size, int with_ioc)
{
	u32 *bdl = *bdlp;

	while (size > 0) {
		dma_addr_t addr;
		int chunk;

		if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
			return -EINVAL;

1071
		addr = snd_pcm_sgbuf_get_addr(substream, ofs);
1072
1073
		/* program the address field of the BDL entry */
		bdl[0] = cpu_to_le32((u32)addr);
Takashi Iwai's avatar
Takashi Iwai committed
1074
		bdl[1] = cpu_to_le32(upper_32_bits(addr));
1075
		/* program the size field of the BDL entry */
1076
		chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size);
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
		bdl[2] = cpu_to_le32(chunk);
		/* program the IOC to enable interrupt
		 * only when the whole fragment is processed
		 */
		size -= chunk;
		bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
		bdl += 4;
		azx_dev->frags++;
		ofs += chunk;
	}
	*bdlp = bdl;
	return ofs;
}

Linus Torvalds's avatar
Linus Torvalds committed
1091
1092
1093
/*
 * set up BDL entries
 */
1094
1095
static int azx_setup_periods(struct azx *chip,
			     struct snd_pcm_substream *substream,
1096
			     struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
1097
{
1098
1099
	u32 *bdl;
	int i, ofs, periods, period_bytes;
1100
	int pos_adj;
Linus Torvalds's avatar
Linus Torvalds committed
1101
1102
1103
1104
1105

	/* reset BDL address */
	azx_sd_writel(azx_dev, SD_BDLPL, 0);
	azx_sd_writel(azx_dev, SD_BDLPU, 0);

1106
	period_bytes = azx_dev->period_bytes;
1107
1108
	periods = azx_dev->bufsize / period_bytes;

Linus Torvalds's avatar
Linus Torvalds committed
1109
	/* program the initial BDL entries */
1110
1111
1112
	bdl = (u32 *)azx_dev->bdl.area;
	ofs = 0;
	azx_dev->frags = 0;
1113
1114
	pos_adj = bdl_pos_adj[chip->dev_index];
	if (pos_adj > 0) {
1115
		struct snd_pcm_runtime *runtime = substream->runtime;
1116
		int pos_align = pos_adj;
1117
		pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
1118
		if (!pos_adj)
1119
1120
1121
1122
			pos_adj = pos_align;
		else
			pos_adj = ((pos_adj + pos_align - 1) / pos_align) *
				pos_align;
1123
1124
		pos_adj = frames_to_bytes(runtime, pos_adj);
		if (pos_adj >= period_bytes) {
1125
			snd_printk(KERN_WARNING SFX "Too big adjustment %d\n",
1126
				   bdl_pos_adj[chip->dev_index]);
1127
1128
1129
1130
1131
1132
			pos_adj = 0;
		} else {
			ofs = setup_bdle(substream, azx_dev,
					 &bdl, ofs, pos_adj, 1);
			if (ofs < 0)
				goto error;
1133
		}
1134
1135
	} else
		pos_adj = 0;
1136
1137
1138
1139
1140
1141
1142
1143
1144
	for (i = 0; i < periods; i++) {
		if (i == periods - 1 && pos_adj)
			ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
					 period_bytes - pos_adj, 0);
		else
			ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
					 period_bytes, 1);
		if (ofs < 0)
			goto error;
Linus Torvalds's avatar
Linus Torvalds committed
1145
	}
1146
	return 0;
1147
1148

 error:
1149
	snd_printk(KERN_ERR SFX "Too many BDL entries: buffer=%d, period=%d\n",
1150
1151
		   azx_dev->bufsize, period_bytes);
	return -EINVAL;
Linus Torvalds's avatar
Linus Torvalds committed
1152
1153
}

1154
1155
/* reset stream */
static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
1156
1157
1158
1159
{
	unsigned char val;
	int timeout;

1160
1161
	azx_stream_clear(chip, azx_dev);

1162
1163
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
		      SD_CTL_STREAM_RESET);
Linus Torvalds's avatar
Linus Torvalds committed
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
	udelay(3);
	timeout = 300;
	while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
	       --timeout)
		;
	val &= ~SD_CTL_STREAM_RESET;
	azx_sd_writeb(azx_dev, SD_CTL, val);
	udelay(3);

	timeout = 300;
	/* waiting for hardware to report that the stream is out of reset */
	while (((val = azx_sd_readb