hpt366.c 44 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
/*
2
 * linux/drivers/ide/pci/hpt366.c		Version 0.50	May 28, 2006
Linus Torvalds's avatar
Linus Torvalds committed
3
4
5
6
 *
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
7
 * Portions Copyright (C) 2005-2006	MontaVista Software, Inc.
Linus Torvalds's avatar
Linus Torvalds committed
8
9
10
11
12
13
 *
 * Thanks to HighPoint Technologies for their assistance, and hardware.
 * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
 * donation of an ABit BP6 mainboard, processor, and memory acellerated
 * development and support.
 *
14
 *
15
16
17
18
19
 * HighPoint has its own drivers (open source except for the RAID part)
 * available from http://www.highpoint-tech.com/BIOS%20+%20Driver/.
 * This may be useful to anyone wanting to work on this driver, however  do not
 * trust  them too much since the code tends to become less and less meaningful
 * as the time passes... :-/
20
 *
Linus Torvalds's avatar
Linus Torvalds committed
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
 * Note that final HPT370 support was done by force extraction of GPL.
 *
 * - add function for getting/setting power status of drive
 * - the HPT370's state machine can get confused. reset it before each dma 
 *   xfer to prevent that from happening.
 * - reset state engine whenever we get an error.
 * - check for busmaster state at end of dma. 
 * - use new highpoint timings.
 * - detect bus speed using highpoint register.
 * - use pll if we don't have a clock table. added a 66MHz table that's
 *   just 2x the 33MHz table.
 * - removed turnaround. NOTE: we never want to switch between pll and
 *   pci clocks as the chip can glitch in those cases. the highpoint
 *   approved workaround slows everything down too much to be useful. in
 *   addition, we would have to serialize access to each chip.
 * 	Adrian Sun <a.sun@sun.com>
 *
 * add drive timings for 66MHz PCI bus,
 * fix ATA Cable signal detection, fix incorrect /proc info
 * add /proc display for per-drive PIO/DMA/UDMA mode and
 * per-channel ATA-33/66 Cable detect.
 * 	Duncan Laurie <void@sun.com>
 *
 * fixup /proc output for multiple controllers
 *	Tim Hockin <thockin@sun.com>
 *
 * On hpt366: 
 * Reset the hpt366 on error, reset on dma
 * Fix disabling Fast Interrupt hpt366.
 * 	Mike Waychison <crlf@sun.com>
 *
 * Added support for 372N clocking and clock switching. The 372N needs
 * different clocks on read/write. This requires overloading rw_disk and
 * other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
 * keeping me sane. 
 *		Alan Cox <alan@redhat.com>
 *
58
59
60
61
62
63
64
 * - fix the clock turnaround code: it was writing to the wrong ports when
 *   called for the secondary channel, caching the current clock mode per-
 *   channel caused the cached register value to get out of sync with the
 *   actual one, the channels weren't serialized, the turnaround shouldn't
 *   be done on 66 MHz PCI bus
 * - avoid calibrating PLL twice as the second time results in a wrong PCI
 *   frequency and thus in the wrong timings for the secondary channel
65
66
 * - disable UltraATA/133 for HPT372 and UltraATA/100 for HPT370 by default
 *   as the ATA clock being used does not allow for this speed anyway
67
68
69
 * - add support for HPT302N and HPT371N clocking (the same as for HPT372N)
 * - HPT371/N are single channel chips, so avoid touching the primary channel
 *   which exists only virtually (there's no pins for it)
70
71
72
 * - fix/remove bad/unused timing tables and use one set of tables for the whole
 *   HPT37x chip family; save space by introducing the separate transfer mode
 *   table in which the mode lookup is done
73
74
 * - use f_CNT value saved by  the HighPoint BIOS as reading it directly gives
 *   the wrong PCI frequency since DPLL has already been calibrated by BIOS
75
76
 * - fix the hotswap code:  it caused RESET- to glitch when tristating the bus,
 *   and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
77
78
 * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
 *   they tamper with its fields
79
80
 * - prefix the driver startup messages with the real chip name
 * - claim the extra 240 bytes of I/O space for all chips
81
 * - optimize the rate masking/filtering and the drive list lookup code
82
 * - use pci_get_slot() to get to the function 1 of HPT36x/374
83
84
85
86
87
 * - cache the channel's MCRs' offset; only touch the relevant MCR when detecting
 *   the cable type on HPT374's function 1
 * - rename all the register related variables consistently
 * - make HPT36x's speedproc handler look the same way as HPT37x ones; fix the
 *   PIO timing register mask for HPT37x
88
89
 *		<source@mvista.com>
 *
Linus Torvalds's avatar
Linus Torvalds committed
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
 */


#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/timer.h>
#include <linux/mm.h>
#include <linux/ioport.h>
#include <linux/blkdev.h>
#include <linux/hdreg.h>

#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ide.h>

#include <asm/uaccess.h>
#include <asm/io.h>
#include <asm/irq.h>

/* various tuning parameters */
#define HPT_RESET_STATE_ENGINE
114
115
#undef	HPT_DELAY_INTERRUPT
#define HPT_SERIALIZE_IO	0
Linus Torvalds's avatar
Linus Torvalds committed
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178

static const char *quirk_drives[] = {
	"QUANTUM FIREBALLlct08 08",
	"QUANTUM FIREBALLP KA6.4",
	"QUANTUM FIREBALLP LM20.4",
	"QUANTUM FIREBALLP LM20.5",
	NULL
};

static const char *bad_ata100_5[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_4[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_3[] = {
	"WDC AC310200R",
	NULL
};

static const char *bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
	NULL
};

179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
static u8 xfer_speeds[] = {
	XFER_UDMA_6,
	XFER_UDMA_5,
	XFER_UDMA_4,
	XFER_UDMA_3,
	XFER_UDMA_2,
	XFER_UDMA_1,
	XFER_UDMA_0,

	XFER_MW_DMA_2,
	XFER_MW_DMA_1,
	XFER_MW_DMA_0,

	XFER_PIO_4,
	XFER_PIO_3,
	XFER_PIO_2,
	XFER_PIO_1,
	XFER_PIO_0
Linus Torvalds's avatar
Linus Torvalds committed
197
198
};

199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
/* Key for bus clock timings
 * 36x   37x
 * bits  bits
 * 0:3	 0:3	data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 4:7	 4:8	data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 8:11  9:12	cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
 *		register access.
 * 12:15 13:17	cmd_low_time. Active time of DIOW_/DIOR_ during task file
 *		register access.
 * 16:18 18:20	udma_cycle_time. Clock cycles for UDMA xfer.
 * -	 21	CLK frequency: 0=ATA clock, 1=dual ATA clock.
 * 19:21 22:24	pre_high_time. Time to initialize the 1st cycle for PIO and
 *		MW DMA xfer.
 * 22:24 25:27	cmd_pre_high_time. Time to initialize the 1st PIO cycle for
 *		task file register access.
 * 28	 28	UDMA enable.
 * 29	 29	DMA  enable.
 * 30	 30	PIO MST enable. If set, the chip is in bus master mode during
 *		PIO xfer.
 * 31	 31	FIFO enable.
Linus Torvalds's avatar
Linus Torvalds committed
221
222
 */

223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
static u32 forty_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x900fd943,
	/* XFER_UDMA_5 */	0x900fd943,
	/* XFER_UDMA_4 */	0x900fd943,
	/* XFER_UDMA_3 */	0x900ad943,
	/* XFER_UDMA_2 */	0x900bd943,
	/* XFER_UDMA_1 */	0x9008d943,
	/* XFER_UDMA_0 */	0x9008d943,

	/* XFER_MW_DMA_2 */	0xa008d943,
	/* XFER_MW_DMA_1 */	0xa010d955,
	/* XFER_MW_DMA_0 */	0xa010d9fc,

	/* XFER_PIO_4 */	0xc008d963,
	/* XFER_PIO_3 */	0xc010d974,
	/* XFER_PIO_2 */	0xc010d997,
	/* XFER_PIO_1 */	0xc010d9c7,
	/* XFER_PIO_0 */	0xc018d9d9
Linus Torvalds's avatar
Linus Torvalds committed
241
242
};

243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
static u32 thirty_three_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c9a731,
	/* XFER_UDMA_5 */	0x90c9a731,
	/* XFER_UDMA_4 */	0x90c9a731,
	/* XFER_UDMA_3 */	0x90cfa731,
	/* XFER_UDMA_2 */	0x90caa731,
	/* XFER_UDMA_1 */	0x90cba731,
	/* XFER_UDMA_0 */	0x90c8a731,

	/* XFER_MW_DMA_2 */	0xa0c8a731,
	/* XFER_MW_DMA_1 */	0xa0c8a732,	/* 0xa0c8a733 */
	/* XFER_MW_DMA_0 */	0xa0c8a797,

	/* XFER_PIO_4 */	0xc0c8a731,
	/* XFER_PIO_3 */	0xc0c8a742,
	/* XFER_PIO_2 */	0xc0d0a753,
	/* XFER_PIO_1 */	0xc0d0a7a3,	/* 0xc0d0a793 */
	/* XFER_PIO_0 */	0xc0d0a7aa	/* 0xc0d0a7a7 */
Linus Torvalds's avatar
Linus Torvalds committed
261
262
};

263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
static u32 twenty_five_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c98521,
	/* XFER_UDMA_5 */	0x90c98521,
	/* XFER_UDMA_4 */	0x90c98521,
	/* XFER_UDMA_3 */	0x90cf8521,
	/* XFER_UDMA_2 */	0x90cf8521,
	/* XFER_UDMA_1 */	0x90cb8521,
	/* XFER_UDMA_0 */	0x90cb8521,

	/* XFER_MW_DMA_2 */	0xa0ca8521,
	/* XFER_MW_DMA_1 */	0xa0ca8532,
	/* XFER_MW_DMA_0 */	0xa0ca8575,

	/* XFER_PIO_4 */	0xc0ca8521,
	/* XFER_PIO_3 */	0xc0ca8532,
	/* XFER_PIO_2 */	0xc0ca8542,
	/* XFER_PIO_1 */	0xc0d08572,
	/* XFER_PIO_0 */	0xc0d08585
Linus Torvalds's avatar
Linus Torvalds committed
281
282
};

283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12446231,	/* 0x12646231 ?? */
	/* XFER_UDMA_5 */	0x12446231,
	/* XFER_UDMA_4 */	0x12446231,
	/* XFER_UDMA_3 */	0x126c6231,
	/* XFER_UDMA_2 */	0x12486231,
	/* XFER_UDMA_1 */	0x124c6233,
	/* XFER_UDMA_0 */	0x12506297,

	/* XFER_MW_DMA_2 */	0x22406c31,
	/* XFER_MW_DMA_1 */	0x22406c33,
	/* XFER_MW_DMA_0 */	0x22406c97,

	/* XFER_PIO_4 */	0x06414e31,
	/* XFER_PIO_3 */	0x06414e42,
	/* XFER_PIO_2 */	0x06414e53,
	/* XFER_PIO_1 */	0x06814e93,
	/* XFER_PIO_0 */	0x06814ea7
Linus Torvalds's avatar
Linus Torvalds committed
301
302
};

303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12848242,
	/* XFER_UDMA_5 */	0x12848242,
	/* XFER_UDMA_4 */	0x12ac8242,
	/* XFER_UDMA_3 */	0x128c8242,
	/* XFER_UDMA_2 */	0x120c8242,
	/* XFER_UDMA_1 */	0x12148254,
	/* XFER_UDMA_0 */	0x121882ea,

	/* XFER_MW_DMA_2 */	0x22808242,
	/* XFER_MW_DMA_1 */	0x22808254,
	/* XFER_MW_DMA_0 */	0x228082ea,

	/* XFER_PIO_4 */	0x0a81f442,
	/* XFER_PIO_3 */	0x0a81f443,
	/* XFER_PIO_2 */	0x0a81f454,
	/* XFER_PIO_1 */	0x0ac1f465,
	/* XFER_PIO_0 */	0x0ac1f48a
Linus Torvalds's avatar
Linus Torvalds committed
321
322
};

323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c869c62,
	/* XFER_UDMA_5 */	0x1cae9c62,	/* 0x1c8a9c62 */
	/* XFER_UDMA_4 */	0x1c8a9c62,
	/* XFER_UDMA_3 */	0x1c8e9c62,
	/* XFER_UDMA_2 */	0x1c929c62,
	/* XFER_UDMA_1 */	0x1c9a9c62,
	/* XFER_UDMA_0 */	0x1c829c62,

	/* XFER_MW_DMA_2 */	0x2c829c62,
	/* XFER_MW_DMA_1 */	0x2c829c66,
	/* XFER_MW_DMA_0 */	0x2c829d2e,

	/* XFER_PIO_4 */	0x0c829c62,
	/* XFER_PIO_3 */	0x0c829c84,
	/* XFER_PIO_2 */	0x0c829ca6,
	/* XFER_PIO_1 */	0x0d029d26,
	/* XFER_PIO_0 */	0x0d029d5e
Linus Torvalds's avatar
Linus Torvalds committed
341
342
343
344
345
346
};

#define HPT366_DEBUG_DRIVE_INFO		0
#define HPT374_ALLOW_ATA133_6		0
#define HPT371_ALLOW_ATA133_6		0
#define HPT302_ALLOW_ATA133_6		0
347
#define HPT372_ALLOW_ATA133_6		0
348
#define HPT370_ALLOW_ATA100_5		0
Linus Torvalds's avatar
Linus Torvalds committed
349
350
351
352
353
354
355
356
357
#define HPT366_ALLOW_ATA66_4		1
#define HPT366_ALLOW_ATA66_3		1
#define HPT366_MAX_DEVS			8

#define F_LOW_PCI_33	0x23
#define F_LOW_PCI_40	0x29
#define F_LOW_PCI_50	0x2d
#define F_LOW_PCI_66	0x42

358
359
360
361
/*
 *	Hold all the highpoint quirks and revision information in one
 *	place.
 */
Linus Torvalds's avatar
Linus Torvalds committed
362

363
364
365
struct hpt_info
{
	u8 max_mode;		/* Speeds allowed */
366
367
	u8 revision;		/* Chipset revision */
	u8 flags;		/* Chipset properties */
368
#define PLL_MODE	1
369
370
#define IS_3xxN 	2
#define PCI_66MHZ	4
371
				/* Speed table */
372
	u32 *speed;
373
374
375
};

/*
376
 *	This wants fixing so that we do everything not by revision
377
378
379
380
 *	(which breaks on the newest chips) but by creating an
 *	enumeration of chip variants and using that
 */

381
static __devinit u8 hpt_revision(struct pci_dev *dev)
Linus Torvalds's avatar
Linus Torvalds committed
382
{
383
384
385
	u8 rev = 0;

	pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
Linus Torvalds's avatar
Linus Torvalds committed
386
387
388
389

	switch(dev->device) {
		/* Remap new 372N onto 372 */
		case PCI_DEVICE_ID_TTI_HPT372N:
390
391
			rev = PCI_DEVICE_ID_TTI_HPT372;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
392
		case PCI_DEVICE_ID_TTI_HPT374:
393
394
			rev = PCI_DEVICE_ID_TTI_HPT374;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
395
		case PCI_DEVICE_ID_TTI_HPT371:
396
397
			rev = PCI_DEVICE_ID_TTI_HPT371;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
398
		case PCI_DEVICE_ID_TTI_HPT302:
399
400
			rev = PCI_DEVICE_ID_TTI_HPT302;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
401
		case PCI_DEVICE_ID_TTI_HPT372:
402
403
			rev = PCI_DEVICE_ID_TTI_HPT372;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
404
405
406
		default:
			break;
	}
407
	return rev;
Linus Torvalds's avatar
Linus Torvalds committed
408
409
}

410
411
412
413
414
415
416
417
418
static int check_in_drive_list(ide_drive_t *drive, const char **list)
{
	struct hd_driveid *id = drive->id;

	while (*list)
		if (!strcmp(*list++,id->model))
			return 1;
	return 0;
}
Linus Torvalds's avatar
Linus Torvalds committed
419

420
static u8 hpt3xx_ratemask(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
421
{
422
423
424
	struct hpt_info *info	= ide_get_hwifdata(HWIF(drive));
	u8 mode			= info->max_mode;

425
	if (!eighty_ninty_three(drive) && mode)
Linus Torvalds's avatar
Linus Torvalds committed
426
427
428
429
430
431
432
433
434
		mode = min(mode, (u8)1);
	return mode;
}

/*
 *	Note for the future; the SATA hpt37x we must set
 *	either PIO or UDMA modes 0,4,5
 */
 
435
static u8 hpt3xx_ratefilter(ide_drive_t *drive, u8 speed)
Linus Torvalds's avatar
Linus Torvalds committed
436
{
437
	struct hpt_info *info	= ide_get_hwifdata(HWIF(drive));
Linus Torvalds's avatar
Linus Torvalds committed
438
439
440
441
442
	u8 mode			= hpt3xx_ratemask(drive);

	if (drive->media != ide_disk)
		return min(speed, (u8)XFER_PIO_4);

443
	switch (mode) {
Linus Torvalds's avatar
Linus Torvalds committed
444
445
446
447
448
		case 0x04:
			speed = min(speed, (u8)XFER_UDMA_6);
			break;
		case 0x03:
			speed = min(speed, (u8)XFER_UDMA_5);
449
			if (info->revision >= 5)
Linus Torvalds's avatar
Linus Torvalds committed
450
				break;
451
452
453
			if (!check_in_drive_list(drive, bad_ata100_5))
				goto check_bad_ata33;
			/* fall thru */
Linus Torvalds's avatar
Linus Torvalds committed
454
		case 0x02:
455
			speed = min_t(u8, speed, XFER_UDMA_4);
Linus Torvalds's avatar
Linus Torvalds committed
456
457
458
	/*
	 * CHECK ME, Does this need to be set to 5 ??
	 */
459
			if (info->revision >= 3)
460
461
462
463
464
				goto check_bad_ata33;
			if (HPT366_ALLOW_ATA66_4 &&
			    !check_in_drive_list(drive, bad_ata66_4))
				goto check_bad_ata33;

465
			speed = min_t(u8, speed, XFER_UDMA_3);
466
467
468
469
			if (HPT366_ALLOW_ATA66_3 &&
			    !check_in_drive_list(drive, bad_ata66_3))
				goto check_bad_ata33;
			/* fall thru */
Linus Torvalds's avatar
Linus Torvalds committed
470
		case 0x01:
471
			speed = min_t(u8, speed, XFER_UDMA_2);
472
473
474

		check_bad_ata33:
 			if (info->revision >= 4)
Linus Torvalds's avatar
Linus Torvalds committed
475
				break;
476
477
478
			if (!check_in_drive_list(drive, bad_ata33))
				break;
			/* fall thru */
Linus Torvalds's avatar
Linus Torvalds committed
479
480
		case 0x00:
		default:
481
			speed = min_t(u8, speed, XFER_MW_DMA_2);
Linus Torvalds's avatar
Linus Torvalds committed
482
483
484
485
486
			break;
	}
	return speed;
}

487
static u32 pci_bus_clock_list(u8 speed, u32 *chipset_table)
Linus Torvalds's avatar
Linus Torvalds committed
488
{
489
490
491
492
493
494
495
496
497
498
499
500
	int i;

	/*
	 * Lookup the transfer mode table to get the index into
	 * the timing table.
	 *
	 * NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
	 */
	for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
		if (xfer_speeds[i] == speed)
			break;
	return chipset_table[i];
Linus Torvalds's avatar
Linus Torvalds committed
501
502
503
504
}

static int hpt36x_tune_chipset(ide_drive_t *drive, u8 xferspeed)
{
505
506
507
508
509
510
511
512
513
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev  *dev	= hwif->pci_dev;
	struct hpt_info	*info	= ide_get_hwifdata (hwif);
	u8  speed		= hpt3xx_ratefilter(drive, xferspeed);
	u8  itr_addr		= drive->dn ? 0x44 : 0x40;
	u8  mcr_addr		= hwif->select_data + 1;
	u8  mcr			= 0;
	u32 new_itr, old_itr	= 0;
	u32 itr_mask		= (speed < XFER_MW_DMA_0) ? 0x30070000 : 0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
514
515
516
517

	/*
	 * Disable the "fast interrupt" prediction.
	 */
518
519
520
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (mcr & 0x80)
		pci_write_config_byte(dev, mcr_addr, mcr & ~0x80);
Linus Torvalds's avatar
Linus Torvalds committed
521

522
	new_itr = pci_bus_clock_list(speed, info->speed);
523

Linus Torvalds's avatar
Linus Torvalds committed
524
	/*
525
526
	 * Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
	 * to avoid problems handling I/O errors later
Linus Torvalds's avatar
Linus Torvalds committed
527
	 */
528
529
530
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr  = (new_itr & ~itr_mask) | (old_itr & itr_mask);
	new_itr &= ~0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
531

532
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
533
534
535
536
537
538

	return ide_config_drive_speed(drive, speed);
}

static int hpt370_tune_chipset(ide_drive_t *drive, u8 xferspeed)
{
539
540
541
542
543
544
545
546
547
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev  *dev	= hwif->pci_dev;
	struct hpt_info	*info	= ide_get_hwifdata (hwif);
	u8  speed		= hpt3xx_ratefilter(drive, xferspeed);
	u8  mcr_addr		= hwif->select_data + 1;
	u8  itr_addr		= 0x40 + (drive->dn * 4);
	u8  new_mcr		= 0, old_mcr = 0;
	u32 new_itr, old_itr	= 0;
	u32 itr_mask		= (speed < XFER_MW_DMA_0) ? 0x303c0000 : 0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
548
549
550
551
552

	/*
	 * Disable the "fast interrupt" prediction.
	 * don't holdoff on interrupts. (== 0x01 despite what the docs say) 
	 */
553
554
555
556
	pci_read_config_byte(dev, mcr_addr, &old_mcr);
	new_mcr = old_mcr;
	if (new_mcr & 0x02)
		new_mcr &= ~0x02;
Linus Torvalds's avatar
Linus Torvalds committed
557
558

#ifdef HPT_DELAY_INTERRUPT
559
560
	if (new_mcr & 0x01)
		new_mcr &= ~0x01;
Linus Torvalds's avatar
Linus Torvalds committed
561
#else
562
563
	if ((new_mcr & 0x01) == 0)
		new_mcr |= 0x01;
Linus Torvalds's avatar
Linus Torvalds committed
564
#endif
565
566
	if (new_mcr != old_mcr)
		pci_write_config_byte(dev, mcr_addr, new_mcr);
Linus Torvalds's avatar
Linus Torvalds committed
567

568
	new_itr = pci_bus_clock_list(speed, info->speed);
Linus Torvalds's avatar
Linus Torvalds committed
569

570
571
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (new_itr & ~itr_mask) | (old_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
572
	
573
	if (speed < XFER_MW_DMA_0)
574
575
		new_itr &= ~0x80000000; /* Disable on-chip PIO FIFO/buffer */
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
576
577
578
579
580
581

	return ide_config_drive_speed(drive, speed);
}

static int hpt372_tune_chipset(ide_drive_t *drive, u8 xferspeed)
{
582
583
584
585
586
587
588
589
590
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev  *dev	= hwif->pci_dev;
	struct hpt_info	*info	= ide_get_hwifdata (hwif);
	u8  speed		= hpt3xx_ratefilter(drive, xferspeed);
	u8  mcr_addr		= hwif->select_data + 1;
	u8  itr_addr		= 0x40 + (drive->dn * 4);
	u8  mcr			= 0;
	u32 new_itr, old_itr	= 0;
	u32 itr_mask		= (speed < XFER_MW_DMA_0) ? 0x303c0000 : 0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
591
592
593
594
595

	/*
	 * Disable the "fast interrupt" prediction.
	 * don't holdoff on interrupts. (== 0x01 despite what the docs say)
	 */
596
597
	pci_read_config_byte (dev, mcr_addr, &mcr);
	pci_write_config_byte(dev, mcr_addr, (mcr & ~0x07));
598

599
600
601
	new_itr = pci_bus_clock_list(speed, info->speed);
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (new_itr & ~itr_mask) | (old_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
602
	if (speed < XFER_MW_DMA_0)
603
604
		new_itr &= ~0x80000000; /* Disable on-chip PIO FIFO/buffer */
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
605
606
607
608
609
610

	return ide_config_drive_speed(drive, speed);
}

static int hpt3xx_tune_chipset (ide_drive_t *drive, u8 speed)
{
611
612
	ide_hwif_t *hwif	= drive->hwif;
	struct hpt_info	*info	= ide_get_hwifdata(hwif);
Linus Torvalds's avatar
Linus Torvalds committed
613

614
	if (info->revision >= 8)
Linus Torvalds's avatar
Linus Torvalds committed
615
		return hpt372_tune_chipset(drive, speed); /* not a typo */
616
	else if (info->revision >= 5)
Linus Torvalds's avatar
Linus Torvalds committed
617
		return hpt372_tune_chipset(drive, speed);
618
	else if (info->revision >= 3)
Linus Torvalds's avatar
Linus Torvalds committed
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
		return hpt370_tune_chipset(drive, speed);
	else	/* hpt368: hpt_minimum_revision(dev, 2) */
		return hpt36x_tune_chipset(drive, speed);
}

static void hpt3xx_tune_drive (ide_drive_t *drive, u8 pio)
{
	pio = ide_get_best_pio_mode(drive, 255, pio, NULL);
	(void) hpt3xx_tune_chipset(drive, (XFER_PIO_0 + pio));
}

/*
 * This allows the configuration of ide_pci chipset registers
 * for cards that learn about the drive's UDMA, DMA, PIO capabilities
 * after the drive is reported by the OS.  Initially for designed for
 * HPT366 UDMA chipset by HighPoint|Triones Technologies, Inc.
 *
 * check_in_drive_lists(drive, bad_ata66_4)
 * check_in_drive_lists(drive, bad_ata66_3)
 * check_in_drive_lists(drive, bad_ata33)
 *
 */
static int config_chipset_for_dma (ide_drive_t *drive)
{
	u8 speed = ide_dma_speed(drive, hpt3xx_ratemask(drive));
644
645
	ide_hwif_t *hwif = drive->hwif;
	struct hpt_info	*info	= ide_get_hwifdata(hwif);
Linus Torvalds's avatar
Linus Torvalds committed
646

647
648
649
650
651
	if (!speed)
		return 0;

	/* If we don't have any timings we can't do a lot */
	if (info->speed == NULL)
Linus Torvalds's avatar
Linus Torvalds committed
652
653
654
655
656
657
		return 0;

	(void) hpt3xx_tune_chipset(drive, speed);
	return ide_dma_enable(drive);
}

658
static int hpt3xx_quirkproc(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
659
{
660
661
662
663
664
665
666
	struct hd_driveid *id	= drive->id;
	const  char **list	= quirk_drives;

	while (*list)
		if (strstr(id->model, *list++))
			return 1;
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
667
668
669
670
}

static void hpt3xx_intrproc (ide_drive_t *drive)
{
671
	ide_hwif_t *hwif = HWIF(drive);
Linus Torvalds's avatar
Linus Torvalds committed
672
673
674
675

	if (drive->quirk_list)
		return;
	/* drives in the quirk_list may not like intr setups/cleanups */
676
	hwif->OUTB(drive->ctl | 2, IDE_CONTROL_REG);
Linus Torvalds's avatar
Linus Torvalds committed
677
678
679
680
}

static void hpt3xx_maskproc (ide_drive_t *drive, int mask)
{
681
682
683
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev	*dev	= hwif->pci_dev;
	struct hpt_info *info	= ide_get_hwifdata(hwif);
Linus Torvalds's avatar
Linus Torvalds committed
684
685

	if (drive->quirk_list) {
686
		if (info->revision >= 3) {
687
688
689
690
691
692
693
694
695
696
			u8 scr1 = 0;

			pci_read_config_byte(dev, 0x5a, &scr1);
			if (((scr1 & 0x10) >> 4) != mask) {
				if (mask)
					scr1 |=  0x10;
				else
					scr1 &= ~0x10;
				pci_write_config_byte(dev, 0x5a, scr1);
			}
Linus Torvalds's avatar
Linus Torvalds committed
697
		} else {
698
			if (mask)
699
				disable_irq(hwif->irq);
700
701
			else
				enable_irq (hwif->irq);
Linus Torvalds's avatar
Linus Torvalds committed
702
		}
703
704
705
	} else
		hwif->OUTB(mask ? (drive->ctl | 2) : (drive->ctl & ~2),
			   IDE_CONTROL_REG);
Linus Torvalds's avatar
Linus Torvalds committed
706
707
708
709
}

static int hpt366_config_drive_xfer_rate (ide_drive_t *drive)
{
710
	ide_hwif_t *hwif	= drive->hwif;
Linus Torvalds's avatar
Linus Torvalds committed
711
712
713
714
	struct hd_driveid *id	= drive->id;

	drive->init_speed = 0;

715
	if ((id->capability & 1) && drive->autodma) {
Linus Torvalds's avatar
Linus Torvalds committed
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733

		if (ide_use_dma(drive)) {
			if (config_chipset_for_dma(drive))
				return hwif->ide_dma_on(drive);
		}

		goto fast_ata_pio;

	} else if ((id->capability & 8) || (id->field_valid & 2)) {
fast_ata_pio:
		hpt3xx_tune_drive(drive, 5);
		return hwif->ide_dma_off_quietly(drive);
	}
	/* IORDY not supported */
	return 0;
}

/*
734
 * This is specific to the HPT366 UDMA chipset
Linus Torvalds's avatar
Linus Torvalds committed
735
736
 * by HighPoint|Triones Technologies, Inc.
 */
737
static int hpt366_ide_dma_lostirq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
738
{
739
740
741
742
743
744
745
746
747
748
	struct pci_dev *dev = HWIF(drive)->pci_dev;
	u8 mcr1 = 0, mcr3 = 0, scr1 = 0;

	pci_read_config_byte(dev, 0x50, &mcr1);
	pci_read_config_byte(dev, 0x52, &mcr3);
	pci_read_config_byte(dev, 0x5a, &scr1);
	printk("%s: (%s)  mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
		drive->name, __FUNCTION__, mcr1, mcr3, scr1);
	if (scr1 & 0x10)
		pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
Linus Torvalds's avatar
Linus Torvalds committed
749
750
751
752
753
	return __ide_dma_lostirq(drive);
}

static void hpt370_clear_engine (ide_drive_t *drive)
{
754
755
756
	ide_hwif_t *hwif = HWIF(drive);

	pci_write_config_byte(hwif->pci_dev, hwif->select_data, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
	udelay(10);
}

static void hpt370_ide_dma_start(ide_drive_t *drive)
{
#ifdef HPT_RESET_STATE_ENGINE
	hpt370_clear_engine(drive);
#endif
	ide_dma_start(drive);
}

static int hpt370_ide_dma_end (ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
	u8 dma_stat		= hwif->INB(hwif->dma_status);

	if (dma_stat & 0x01) {
		/* wait a little */
		udelay(20);
		dma_stat = hwif->INB(hwif->dma_status);
	}
	if ((dma_stat & 0x01) != 0) 
		/* fallthrough */
		(void) HWIF(drive)->ide_dma_timeout(drive);

	return __ide_dma_end(drive);
}

static void hpt370_lostirq_timeout (ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
788
	u8 bfifo = 0;
Linus Torvalds's avatar
Linus Torvalds committed
789
790
	u8 dma_stat = 0, dma_cmd = 0;

791
	pci_read_config_byte(HWIF(drive)->pci_dev, hwif->select_data + 2, &bfifo);
792
	printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
	hpt370_clear_engine(drive);
	/* get dma command mode */
	dma_cmd = hwif->INB(hwif->dma_command);
	/* stop dma */
	hwif->OUTB(dma_cmd & ~0x1, hwif->dma_command);
	dma_stat = hwif->INB(hwif->dma_status);
	/* clear errors */
	hwif->OUTB(dma_stat | 0x6, hwif->dma_status);
}

static int hpt370_ide_dma_timeout (ide_drive_t *drive)
{
	hpt370_lostirq_timeout(drive);
	hpt370_clear_engine(drive);
	return __ide_dma_timeout(drive);
}

static int hpt370_ide_dma_lostirq (ide_drive_t *drive)
{
	hpt370_lostirq_timeout(drive);
	hpt370_clear_engine(drive);
	return __ide_dma_lostirq(drive);
}

/* returns 1 if DMA IRQ issued, 0 otherwise */
static int hpt374_ide_dma_test_irq(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
	u16 bfifo		= 0;
822
	u8  dma_stat;
Linus Torvalds's avatar
Linus Torvalds committed
823

824
	pci_read_config_word(hwif->pci_dev, hwif->select_data + 2, &bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
825
826
827
828
829
830
831
	if (bfifo & 0x1FF) {
//		printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
		return 0;
	}

	dma_stat = hwif->INB(hwif->dma_status);
	/* return 1 if INTR asserted */
832
	if (dma_stat & 4)
Linus Torvalds's avatar
Linus Torvalds committed
833
834
835
836
837
838
839
840
		return 1;

	if (!drive->waiting_for_dma)
		printk(KERN_WARNING "%s: (%s) called while not waiting\n",
				drive->name, __FUNCTION__);
	return 0;
}

841
static int hpt374_ide_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
842
843
{
	ide_hwif_t *hwif	= HWIF(drive);
844
845
846
847
848
849
850
851
	struct pci_dev	*dev	= hwif->pci_dev;
	u8 mcr	= 0, mcr_addr	= hwif->select_data;
	u8 bwsr = 0, mask	= hwif->channel ? 0x02 : 0x01;

	pci_read_config_byte(dev, 0x6a, &bwsr);
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (bwsr & mask)
		pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
Linus Torvalds's avatar
Linus Torvalds committed
852
853
854
855
	return __ide_dma_end(drive);
}

/**
856
857
858
 *	hpt3xxn_set_clock	-	perform clock switching dance
 *	@hwif: hwif to switch
 *	@mode: clocking mode (0x21 for write, 0x23 otherwise)
Linus Torvalds's avatar
Linus Torvalds committed
859
 *
860
861
862
 *	Switch the DPLL clock on the HPT3xxN devices. This is a	right mess.
 *	NOTE: avoid touching the disabled primary channel on HPT371N -- it
 *	doesn't physically exist anyway...
Linus Torvalds's avatar
Linus Torvalds committed
863
 */
864
865

static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
Linus Torvalds's avatar
Linus Torvalds committed
866
{
867
868
869
870
871
872
873
874
	u8 mcr1, scr2 = hwif->INB(hwif->dma_master + 0x7b);

	if ((scr2 & 0x7f) == mode)
		return;

	/* MISC. control register 1 has the channel enable bit... */
	mcr1 = hwif->INB(hwif->dma_master + 0x70);

Linus Torvalds's avatar
Linus Torvalds committed
875
	/* Tristate the bus */
876
877
878
879
	if (mcr1 & 0x04)
		hwif->OUTB(0x80, hwif->dma_master + 0x73);
	hwif->OUTB(0x80, hwif->dma_master + 0x77);

Linus Torvalds's avatar
Linus Torvalds committed
880
	/* Switch clock and reset channels */
881
882
883
	hwif->OUTB(mode, hwif->dma_master + 0x7b);
	hwif->OUTB(0xc0, hwif->dma_master + 0x79);

Linus Torvalds's avatar
Linus Torvalds committed
884
	/* Reset state machines */
885
886
887
888
	if (mcr1 & 0x04)
		hwif->OUTB(0x37, hwif->dma_master + 0x70);
	hwif->OUTB(0x37, hwif->dma_master + 0x74);

Linus Torvalds's avatar
Linus Torvalds committed
889
	/* Complete reset */
890
891
	hwif->OUTB(0x00, hwif->dma_master + 0x79);

Linus Torvalds's avatar
Linus Torvalds committed
892
	/* Reconnect channels to bus */
893
894
895
	if (mcr1 & 0x04)
		hwif->OUTB(0x00, hwif->dma_master + 0x73);
	hwif->OUTB(0x00, hwif->dma_master + 0x77);
Linus Torvalds's avatar
Linus Torvalds committed
896
897
898
}

/**
899
 *	hpt3xxn_rw_disk		-	prepare for I/O
Linus Torvalds's avatar
Linus Torvalds committed
900
901
902
 *	@drive: drive for command
 *	@rq: block request structure
 *
903
 *	This is called when a disk I/O is issued to HPT3xxN.
Linus Torvalds's avatar
Linus Torvalds committed
904
905
906
 *	We need it because of the clock switching.
 */

907
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
Linus Torvalds's avatar
Linus Torvalds committed
908
{
909
910
	ide_hwif_t *hwif	= HWIF(drive);
	u8 wantclock		= rq_data_dir(rq) ? 0x23 : 0x21;
Linus Torvalds's avatar
Linus Torvalds committed
911

912
	hpt3xxn_set_clock(hwif, wantclock);
Linus Torvalds's avatar
Linus Torvalds committed
913
914
915
}

/* 
916
 * Set/get power state for a drive.
917
 * NOTE: affects both drives on each channel.
Linus Torvalds's avatar
Linus Torvalds committed
918
 *
919
 * When we turn the power back on, we need to re-initialize things.
Linus Torvalds's avatar
Linus Torvalds committed
920
921
 */
#define TRISTATE_BIT  0x8000
922
923

static int hpt3xx_busproc(ide_drive_t *drive, int state)
Linus Torvalds's avatar
Linus Torvalds committed
924
{
925
	ide_hwif_t *hwif	= HWIF(drive);
Linus Torvalds's avatar
Linus Torvalds committed
926
	struct pci_dev *dev	= hwif->pci_dev;
927
928
929
930
	u8  mcr_addr		= hwif->select_data + 2;
	u8  resetmask		= hwif->channel ? 0x80 : 0x40;
	u8  bsr2		= 0;
	u16 mcr			= 0;
Linus Torvalds's avatar
Linus Torvalds committed
931
932
933

	hwif->bus_state = state;

934
	/* Grab the status. */
935
936
	pci_read_config_word(dev, mcr_addr, &mcr);
	pci_read_config_byte(dev, 0x59, &bsr2);
Linus Torvalds's avatar
Linus Torvalds committed
937

938
939
940
941
	/*
	 * Set the state. We don't set it if we don't need to do so.
	 * Make sure that the drive knows that it has failed if it's off.
	 */
Linus Torvalds's avatar
Linus Torvalds committed
942
943
	switch (state) {
	case BUSSTATE_ON:
944
		if (!(bsr2 & resetmask))
Linus Torvalds's avatar
Linus Torvalds committed
945
			return 0;
946
947
		hwif->drives[0].failures = hwif->drives[1].failures = 0;

948
949
		pci_write_config_byte(dev, 0x59, bsr2 & ~resetmask);
		pci_write_config_word(dev, mcr_addr, mcr & ~TRISTATE_BIT);
950
		return 0;
Linus Torvalds's avatar
Linus Torvalds committed
951
	case BUSSTATE_OFF:
952
		if ((bsr2 & resetmask) && !(mcr & TRISTATE_BIT))
Linus Torvalds's avatar
Linus Torvalds committed
953
			return 0;
954
		mcr &= ~TRISTATE_BIT;
Linus Torvalds's avatar
Linus Torvalds committed
955
956
		break;
	case BUSSTATE_TRISTATE:
957
		if ((bsr2 & resetmask) &&  (mcr & TRISTATE_BIT))
Linus Torvalds's avatar
Linus Torvalds committed
958
			return 0;
959
		mcr |= TRISTATE_BIT;
Linus Torvalds's avatar
Linus Torvalds committed
960
		break;
961
962
	default:
		return -EINVAL;
Linus Torvalds's avatar
Linus Torvalds committed
963
964
	}

965
966
967
	hwif->drives[0].failures = hwif->drives[0].max_failures + 1;
	hwif->drives[1].failures = hwif->drives[1].max_failures + 1;

968
969
	pci_write_config_word(dev, mcr_addr, mcr);
	pci_write_config_byte(dev, 0x59, bsr2 | resetmask);
Linus Torvalds's avatar
Linus Torvalds committed
970
971
972
	return 0;
}

973
static void __devinit hpt366_clocking(ide_hwif_t *hwif)
Linus Torvalds's avatar
Linus Torvalds committed
974
{
975
	u32 itr1	= 0;
976
977
	struct hpt_info *info = ide_get_hwifdata(hwif);

978
	pci_read_config_dword(hwif->pci_dev, 0x40, &itr1);
979
980

	/* detect bus speed by looking at control reg timing: */
981
	switch((itr1 >> 8) & 7) {
982
		case 5:
983
			info->speed = forty_base_hpt36x;
984
985
			break;
		case 9:
986
			info->speed = twenty_five_base_hpt36x;
987
988
989
			break;
		case 7:
		default:
990
			info->speed = thirty_three_base_hpt36x;
991
992
993
994
995
996
			break;
	}
}

static void __devinit hpt37x_clocking(ide_hwif_t *hwif)
{
997
998
999
	struct hpt_info *info	= ide_get_hwifdata(hwif);
	struct pci_dev  *dev	= hwif->pci_dev;
	char *name		= hwif->cds->name;
Linus Torvalds's avatar
Linus Torvalds committed
1000
	int adjust, i;
1001
1002
	u16 freq = 0;
	u32 pll, temp = 0;
1003
	u8  scr2 = 0, mcr1 = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1004
1005
1006
	
	/*
	 * default to pci clock. make sure MA15/16 are set to output
1007
1008
1009
1010
1011
	 * to prevent drives having problems with 40-pin cables. Needed
	 * for some drives such as IBM-DTLA which will not enter ready
	 * state on reset when PDIAG is a input.
	 *
	 * ToDo: should we set 0x21 when using PLL mode ?
Linus Torvalds's avatar
Linus Torvalds committed
1012
1013
1014
1015
	 */
	pci_write_config_byte(dev, 0x5b, 0x23);

	/*
1016
1017
	 * We'll have to read f_CNT value in order to determine
	 * the PCI clock frequency according to the following ratio:
Linus Torvalds's avatar
Linus Torvalds committed
1018
	 *
1019
1020
1021
1022
1023
	 * f_CNT = Fpci * 192 / Fdpll
	 *
	 * First try reading the register in which the HighPoint BIOS
	 * saves f_CNT value before  reprogramming the DPLL from its
	 * default setting (which differs for the various chips).
1024
1025
	 * NOTE: This register is only accessible via I/O space.
	 *
1026
1027
1028
	 * In case the signature check fails, we'll have to resort to
	 * reading the f_CNT register itself in hopes that nobody has
	 * touched the DPLL yet...
Linus Torvalds's avatar
Linus Torvalds committed
1029
	 */
1030
	temp = inl(pci_resource_start(dev, 4) + 0x90);
1031
	if ((temp & 0xFFFFF000) != 0xABCDE000) {
1032
		printk(KERN_WARNING "%s: no clock data saved by BIOS\n", name);
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043

		/* Calculate the average value of f_CNT */
		for (temp = i = 0; i < 128; i++) {
			pci_read_config_word(dev, 0x78, &freq);
			temp += freq & 0x1ff;
			mdelay(1);
		}
		freq = temp / 128;
	} else
		freq = temp & 0x1ff;

Linus Torvalds's avatar
Linus Torvalds committed
1044
	/*
1045
1046
	 * HPT3xxN chips use different PCI clock information.
	 * Currently we always set up the PLL for them.
Linus Torvalds's avatar
Linus Torvalds committed
1047
	 */
1048
1049

	if (info->flags & IS_3xxN) {
Linus Torvalds's avatar
Linus Torvalds committed
1050
1051
1052
1053
1054
1055
1056
1057
		if(freq < 0x55)
			pll = F_LOW_PCI_33;
		else if(freq < 0x70)
			pll = F_LOW_PCI_40;
		else if(freq < 0x7F)
			pll = F_LOW_PCI_50;
		else
			pll = F_LOW_PCI_66;
1058

1059
	} else {
Linus Torvalds's avatar
Linus Torvalds committed
1060
1061
1062
1063
1064
1065
1066
1067
		if(freq < 0x9C)
			pll = F_LOW_PCI_33;
		else if(freq < 0xb0)
			pll = F_LOW_PCI_40;
		else if(freq <0xc8)
			pll = F_LOW_PCI_50;
		else
			pll = F_LOW_PCI_66;
1068
1069
	}
	printk(KERN_INFO "%s: FREQ: %d, PLL: %d\n", name, freq, pll);
Linus Torvalds's avatar
Linus Torvalds committed
1070
	
1071
	if (!(info->flags & IS_3xxN)) {
Linus Torvalds's avatar
Linus Torvalds committed
1072
		if (pll == F_LOW_PCI_33) {
1073
			info->speed = thirty_three_base_hpt37x;
1074
			printk(KERN_DEBUG "%s: using 33MHz PCI clock\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1075
1076
1077
		} else if (pll == F_LOW_PCI_40) {
			/* Unsupported */
		} else if (pll == F_LOW_PCI_50) {
1078
			info->speed = fifty_base_hpt37x;
1079
			printk(KERN_DEBUG "%s: using 50MHz PCI clock\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1080
		} else {
1081
			info->speed = sixty_six_base_hpt37x;
1082
			printk(KERN_DEBUG "%s: using 66MHz PCI clock\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1083
1084
		}
	}
1085
1086
1087
1088

	if (pll == F_LOW_PCI_66)
		info->flags |= PCI_66MHZ;

Linus Torvalds's avatar
Linus Torvalds committed
1089
1090
1091
1092
1093
1094
	/*
	 * only try the pll if we don't have a table for the clock
	 * speed that we're running at. NOTE: the internal PLL will
	 * result in slow reads when using a 33MHz PCI clock. we also
	 * don't like to use the PLL because it will cause glitches
	 * on PRST/SRST when the HPT state engine gets reset.
1095
1096
1097
	 *
	 * ToDo: Use 66MHz PLL when ATA133 devices are present on a
	 * 372 device so we can get ATA133 support
Linus Torvalds's avatar
Linus Torvalds committed
1098
	 */
1099
	if (info->speed)
Linus Torvalds's avatar
Linus Torvalds committed
1100
		goto init_hpt37X_done;
1101
1102

	info->flags |= PLL_MODE;
Linus Torvalds's avatar
Linus Torvalds committed
1103
1104
	
	/*
1105
1106
	 * Adjust the PLL based upon the PCI clock, enable it, and
	 * wait for stabilization...
Linus Torvalds's avatar
Linus Torvalds committed
1107
1108
1109
1110
1111
1112
1113
1114
1115
	 */
	adjust = 0;
	freq = (pll < F_LOW_PCI_50) ? 2 : 4;
	while (adjust++ < 6) {
		pci_write_config_dword(dev, 0x5c, (freq + pll) << 16 |
				       pll | 0x100);

		/* wait for clock stabilization */
		for (i = 0; i < 0x50000; i++) {
1116
1117
			pci_read_config_byte(dev, 0x5b, &scr2);
			if (scr2 & 0x80) {
Linus Torvalds's avatar
Linus Torvalds committed
1118
1119
1120
				/* spin looking for the clock to destabilize */
				for (i = 0; i < 0x1000; ++i) {
					pci_read_config_byte(dev, 0x5b, 
1121
1122
							     &scr2);
					if ((scr2 & 0x80) == 0)
Linus Torvalds's avatar
Linus Torvalds committed
1123
1124
1125
1126
1127
1128
						goto pll_recal;
				}
				pci_read_config_dword(dev, 0x5c, &pll);
				pci_write_config_dword(dev, 0x5c, 
						       pll & ~0x100);
				pci_write_config_byte(dev, 0x5b, 0x21);
1129
1130

				info->speed = fifty_base_hpt37x;
1131
				printk("%s: using 50MHz internal PLL\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
				goto init_hpt37X_done;
			}
		}
pll_recal:
		if (adjust & 1)
			pll -= (adjust >> 1);
		else
			pll += (adjust >> 1);
	} 

init_hpt37X_done:
1143
	if (!info->speed)
1144
1145
		printk(KERN_ERR "%s: unknown bus timing [%d %d].\n",
		       name, pll, freq);
1146
1147
1148
1149
1150
1151
1152
1153
	/*
	 * Reset the state engines.
	 * NOTE: avoid accidentally enabling the primary channel on HPT371N.
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x04)
		pci_write_config_byte(dev, 0x50, 0x37);
	pci_write_config_byte(dev, 0x54, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
1154
	udelay(100);
1155
1156
1157
1158
}

static int __devinit init_hpt37x(struct pci_dev *dev)
{
1159
	u8 scr1;
1160

1161
	pci_read_config_byte (dev, 0x5a, &scr1);
1162
	/* interrupt force enable */
1163
	pci_write_config_byte(dev, 0x5a, (scr1 & ~0x10));
Linus Torvalds's avatar
Linus Torvalds committed
1164
1165
1166
1167
1168
	return 0;
}

static int __devinit init_hpt366(struct pci_dev *dev)
{
1169
	u8 mcr	= 0;
Linus Torvalds's avatar
Linus Torvalds committed
1170
1171
1172
1173

	/*
	 * Disable the "fast interrupt" prediction.
	 */
1174
1175
1176
	pci_read_config_byte(dev, 0x51, &mcr);
	if (mcr & 0x80)
		pci_write_config_byte(dev, 0x51, mcr & ~0x80);
Linus Torvalds's avatar
Linus Torvalds committed
1177
1178
1179
1180
1181
1182
1183
									
	return 0;
}

static unsigned int __devinit init_chipset_hpt366(struct pci_dev *dev, const char *name)
{
	int ret = 0;
1184
1185
1186
1187
1188

	/*
	 * FIXME: Not portable. Also, why do we enable the ROM in the first place?
	 * We don't seem to be using it.
	 */
Linus Torvalds's avatar
Linus Torvalds committed
1189
	if (dev->resource[PCI_ROM_RESOURCE].start)
1190
		pci_write_config_dword(dev, PCI_ROM_ADDRESS,
Linus Torvalds's avatar
Linus Torvalds committed
1191
1192
			dev->resource[PCI_ROM_RESOURCE].start | PCI_ROM_ADDRESS_ENABLE);

1193
1194
1195
1196
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
Linus Torvalds's avatar
Linus Torvalds committed
1197

1198
	if (hpt_revision(dev) >= 3)
Linus Torvalds's avatar
Linus Torvalds committed
1199
		ret = init_hpt37x(dev);
1200
1201
1202
	else
		ret = init_hpt366(dev);

Linus Torvalds's avatar
Linus Torvalds committed
1203
1204
1205
1206
1207
1208
1209
1210
	if (ret)
		return ret;

	return dev->irq;
}

static void __devinit init_hwif_hpt366(ide_hwif_t *hwif)
{
1211
	struct pci_dev  *dev		= hwif->pci_dev;
1212
	struct hpt_info *info		= ide_get_hwifdata(hwif);
1213
	int serialize			= HPT_SERIALIZE_IO;
1214
1215
1216
1217
1218
	u8  scr1 = 0, ata66		= (hwif->channel) ? 0x01 : 0x02;

	/* Cache the channel's MISC. control registers' offset */
	hwif->select_data		= hwif->channel ? 0x54 : 0x50;

Linus Torvalds's avatar
Linus Torvalds committed
1219
1220
1221
1222
1223
	hwif->tuneproc			= &hpt3xx_tune_drive;
	hwif->speedproc			= &hpt3xx_tune_chipset;
	hwif->quirkproc			= &hpt3xx_quirkproc;
	hwif->intrproc			= &hpt3xx_intrproc;
	hwif->maskproc			= &hpt3xx_maskproc;
1224
1225
	hwif->busproc			= &hpt3xx_busproc;

1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
	/*
	 * HPT3xxN chips have some complications:
	 *
	 * - on 33 MHz PCI we must clock switch
	 * - on 66 MHz PCI we must NOT use the PCI clock
	 */
	if ((info->flags & (IS_3xxN | PCI_66MHZ)) == IS_3xxN) {
		/*
		 * Clock is shared between the channels,
		 * so we'll have to serialize them... :-(
		 */
		serialize = 1;
		hwif->rw_disk = &hpt3xxn_rw_disk;
	}
Linus Torvalds's avatar
Linus Torvalds committed
1240
1241
1242

	/*
	 * The HPT37x uses the CBLID pins as outputs for MA15/MA16
1243
	 * address lines to access an external EEPROM.  To read valid
Linus Torvalds's avatar
Linus Torvalds committed
1244
1245
	 * cable detect state the pins must be enabled as inputs.
	 */
1246
	if (info->revision >= 8 && (PCI_FUNC(dev->devfn) & 1)) {
Linus Torvalds's avatar
Linus Torvalds committed
1247
1248
1249
1250
1251
		/*
		 * HPT374 PCI function 1
		 * - set bit 15 of reg 0x52 to enable TCBLID as input
		 * - set bit 15 of reg 0x56 to enable FCBLID as input
		 */
1252
1253
1254
1255
1256
		u8  mcr_addr = hwif->select_data + 2;
		u16 mcr;

		pci_read_config_word (dev, mcr_addr, &mcr);
		pci_write_config_word(dev, mcr_addr, (mcr | 0x8000));
Linus Torvalds's avatar
Linus Torvalds committed
1257
		/* now read cable id register */
1258
1259
		pci_read_config_byte (dev, 0x5a, &scr1);
		pci_write_config_word(dev, mcr_addr, mcr);
1260
	} else if (info->revision >= 3) {
Linus Torvalds's avatar
Linus Torvalds committed
1261
1262
		/*
		 * HPT370/372 and 374 pcifn 0
1263
		 * - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
Linus Torvalds's avatar
Linus Torvalds committed
1264
		 */
1265
		u8 scr2 = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1266

1267
1268
1269
1270
1271
1272
1273
		pci_read_config_byte (dev, 0x5b, &scr2);
		pci_write_config_byte(dev, 0x5b, (scr2 & ~1));
		/* now read cable id register */
		pci_read_config_byte (dev, 0x5a, &scr1);
		pci_write_config_byte(dev, 0x5b,  scr2);
	} else
		pci_read_config_byte (dev, 0x5a, &scr1);
Linus Torvalds's avatar
Linus Torvalds committed
1274

1275
1276
	/* Serialize access to this device */
	if (serialize && hwif->mate)
Linus Torvalds's avatar
Linus Torvalds committed
1277
1278
		hwif->serialized = hwif->mate->serialized = 1;

1279
1280
1281
1282
1283
	/*
	 * Set up ioctl for power status.
	 * NOTE:  power affects both drives on each channel.
	 */
	hwif->busproc = &hpt3xx_busproc;
Linus Torvalds's avatar
Linus Torvalds committed
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294

	if (!hwif->dma_base) {
		hwif->drives[0].autotune = 1;
		hwif->drives[1].autotune = 1;
		return;
	}

	hwif->ultra_mask = 0x7f;
	hwif->mwdma_mask = 0x07;

	if (!(hwif->udma_four))
1295
		hwif->udma_four = ((scr1 & ata66) ? 0 : 1);
Linus Torvalds's avatar
Linus Torvalds committed
1296
1297
	hwif->ide_dma_check = &hpt366_config_drive_xfer_rate;

1298
	if (info->revision >= 8) {
Linus Torvalds's avatar
Linus Torvalds committed
1299
1300
		hwif->ide_dma_test_irq = &hpt374_ide_dma_test_irq;
		hwif->ide_dma_end = &hpt374_ide_dma_end;
1301
	} else if (info->revision >= 5) {
Linus Torvalds's avatar
Linus Torvalds committed
1302
1303
		hwif->ide_dma_test_irq = &hpt374_ide_dma_test_irq;
		hwif->ide_dma_end = &hpt374_ide_dma_end;
1304
	} else if (info->revision >= 3) {
Linus Torvalds's avatar
Linus Torvalds committed
1305
1306
1307
1308
		hwif->dma_start = &hpt370_ide_dma_start;
		hwif->ide_dma_end = &hpt370_ide_dma_end;
		hwif->ide_dma_timeout = &hpt370_ide_dma_timeout;
		hwif->ide_dma_lostirq = &hpt370_ide_dma_lostirq;
1309
	} else if (info->revision >= 2)
Linus Torvalds's avatar
Linus Torvalds committed
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
		hwif->ide_dma_lostirq = &hpt366_ide_dma_lostirq;
	else
		hwif->ide_dma_lostirq = &hpt366_ide_dma_lostirq;

	if (!noautodma)
		hwif->autodma = 1;
	hwif->drives[0].autodma = hwif->autodma;
	hwif->drives[1].autodma = hwif->autodma;
}

static void __devinit init_dma_hpt366(ide_hwif_t *hwif, unsigned long dmabase)
{
1322
1323
1324
1325
	struct pci_dev  *dev		= hwif->pci_dev;
	struct hpt_info	*info		= ide_get_hwifdata(hwif);
	u8 masterdma	= 0, slavedma	= 0;
	u8 dma_new	= 0, dma_old	= 0;
Linus Torvalds's avatar
Linus Torvalds committed
1326
1327
1328
1329
1330
	unsigned long flags;

	if (!dmabase)
		return;
		
1331
	if(info->speed == NULL) {
1332
1333
		printk(KERN_WARNING "%s: no known IDE timings, disabling DMA.\n",
		       hwif->cds->name);