clock-sh7780.c 2.54 KB
Newer Older
1
/*
2
 * arch/sh/kernel/cpu/sh4a/clock-sh7780.c
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
 *
 * SH7780 support for the clock framework
 *
 *  Copyright (C) 2005  Paul Mundt
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#include <linux/init.h>
#include <linux/kernel.h>
#include <asm/clock.h>
#include <asm/freq.h>
#include <asm/io.h>

static int ifc_divisors[] = { 2, 4 };
static int bfc_divisors[] = { 1, 1, 1, 8, 12, 16, 24, 1 };
static int pfc_divisors[] = { 1, 24, 24, 1 };
static int cfc_divisors[] = { 1, 1, 4, 1, 6, 1, 1, 1 };

static void master_clk_init(struct clk *clk)
{
	clk->rate *= pfc_divisors[ctrl_inl(FRQCR) & 0x0003];
}

static struct clk_ops sh7780_master_clk_ops = {
	.init		= master_clk_init,
};

32
static unsigned long module_clk_recalc(struct clk *clk)
33 34
{
	int idx = (ctrl_inl(FRQCR) & 0x0003);
35
	return clk->parent->rate / pfc_divisors[idx];
36 37 38 39 40 41
}

static struct clk_ops sh7780_module_clk_ops = {
	.recalc		= module_clk_recalc,
};

42
static unsigned long bus_clk_recalc(struct clk *clk)
43 44
{
	int idx = ((ctrl_inl(FRQCR) >> 16) & 0x0007);
45
	return clk->parent->rate / bfc_divisors[idx];
46 47 48 49 50 51
}

static struct clk_ops sh7780_bus_clk_ops = {
	.recalc		= bus_clk_recalc,
};

52
static unsigned long cpu_clk_recalc(struct clk *clk)
53 54
{
	int idx = ((ctrl_inl(FRQCR) >> 24) & 0x0001);
55
	return clk->parent->rate / ifc_divisors[idx];
56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74
}

static struct clk_ops sh7780_cpu_clk_ops = {
	.recalc		= cpu_clk_recalc,
};

static struct clk_ops *sh7780_clk_ops[] = {
	&sh7780_master_clk_ops,
	&sh7780_module_clk_ops,
	&sh7780_bus_clk_ops,
	&sh7780_cpu_clk_ops,
};

void __init arch_init_clk_ops(struct clk_ops **ops, int idx)
{
	if (idx < ARRAY_SIZE(sh7780_clk_ops))
		*ops = sh7780_clk_ops[idx];
}

75
static unsigned long shyway_clk_recalc(struct clk *clk)
76 77
{
	int idx = ((ctrl_inl(FRQCR) >> 20) & 0x0007);
78
	return clk->parent->rate / cfc_divisors[idx];
79 80 81 82 83 84 85 86
}

static struct clk_ops sh7780_shyway_clk_ops = {
	.recalc		= shyway_clk_recalc,
};

static struct clk sh7780_shyway_clk = {
	.name		= "shyway_clk",
87
	.flags		= CLK_ENABLE_ON_INIT,
88 89 90 91 92 93 94 95 96 97 98
	.ops		= &sh7780_shyway_clk_ops,
};

/*
 * Additional SH7780-specific on-chip clocks that aren't already part of the
 * clock framework
 */
static struct clk *sh7780_onchip_clocks[] = {
	&sh7780_shyway_clk,
};

99
int __init arch_clk_init(void)
100
{
Paul Mundt's avatar
Paul Mundt committed
101
	struct clk *clk = clk_get(NULL, "master_clk");
102
	int i, ret = 0;
103 104 105 106 107

	for (i = 0; i < ARRAY_SIZE(sh7780_onchip_clocks); i++) {
		struct clk *clkp = sh7780_onchip_clocks[i];

		clkp->parent = clk;
108
		ret |= clk_register(clkp);
109 110 111 112
	}

	clk_put(clk);

113
	return ret;
114
}