Kconfig 23.6 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
3
4
5
6
7
8
comment "Processor Type"

# Select CPU types depending on the architecture selected.  This selects
# which CPUs we support in the kernel image, and the compiler instruction
# optimiser behaviour.

# ARM610
config CPU_ARM610
9
	bool "Support ARM610 processor" if ARCH_RPC
Linus Torvalds's avatar
Linus Torvalds committed
10
11
12
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
13
	select CPU_CP15_MMU
14
15
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
16
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
17
18
19
20
21
22
23
	help
	  The ARM610 is the successor to the ARM3 processor
	  and was produced by VLSI Technology Inc.

	  Say Y if you want support for the ARM610 processor.
	  Otherwise, say N.

24
25
26
# ARM7TDMI
config CPU_ARM7TDMI
	bool "Support ARM7TDMI processor"
27
	depends on !MMU
28
29
	select CPU_32v4T
	select CPU_ABRT_LV4T
30
	select CPU_PABRT_LEGACY
31
32
33
34
35
36
37
38
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM7TDMI processor.
	  Otherwise, say N.

Linus Torvalds's avatar
Linus Torvalds committed
39
40
# ARM710
config CPU_ARM710
41
	bool "Support ARM710 processor" if ARCH_RPC
Linus Torvalds's avatar
Linus Torvalds committed
42
43
44
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
45
	select CPU_CP15_MMU
46
47
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
48
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
49
50
51
52
53
54
55
56
57
58
59
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  designed by Advanced RISC Machines Ltd. The ARM710 is the
	  successor to the ARM610 processor. It was released in
	  July 1994 by VLSI Technology Inc.

	  Say Y if you want support for the ARM710 processor.
	  Otherwise, say N.

# ARM720T
config CPU_ARM720T
60
	bool "Support ARM720T processor" if ARCH_INTEGRATOR
61
	select CPU_32v4T
Linus Torvalds's avatar
Linus Torvalds committed
62
	select CPU_ABRT_LV4T
63
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
64
65
	select CPU_CACHE_V4
	select CPU_CACHE_VIVT
66
	select CPU_CP15_MMU
67
68
	select CPU_COPY_V4WT if MMU
	select CPU_TLB_V4WT if MMU
Linus Torvalds's avatar
Linus Torvalds committed
69
70
71
72
73
74
75
	help
	  A 32-bit RISC processor with 8kByte Cache, Write Buffer and
	  MMU built around an ARM7TDMI core.

	  Say Y if you want support for the ARM720T processor.
	  Otherwise, say N.

76
77
78
# ARM740T
config CPU_ARM740T
	bool "Support ARM740T processor" if ARCH_INTEGRATOR
79
	depends on !MMU
80
81
	select CPU_32v4T
	select CPU_ABRT_LV4T
82
	select CPU_PABRT_LEGACY
83
84
85
86
87
88
89
90
91
92
	select CPU_CACHE_V3	# although the core is v4t
	select CPU_CP15_MPU
	help
	  A 32-bit RISC processor with 8KB cache or 4KB variants,
	  write buffer and MPU(Protection Unit) built around
	  an ARM7TDMI core.

	  Say Y if you want support for the ARM740T processor.
	  Otherwise, say N.

93
94
95
# ARM9TDMI
config CPU_ARM9TDMI
	bool "Support ARM9TDMI processor"
96
	depends on !MMU
97
	select CPU_32v4T
98
	select CPU_ABRT_NOMMU
99
	select CPU_PABRT_LEGACY
100
101
102
103
104
105
106
107
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM9 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM9TDMI processor.
	  Otherwise, say N.

Linus Torvalds's avatar
Linus Torvalds committed
108
109
# ARM920T
config CPU_ARM920T
110
	bool "Support ARM920T processor" if ARCH_INTEGRATOR
111
	select CPU_32v4T
Linus Torvalds's avatar
Linus Torvalds committed
112
	select CPU_ABRT_EV4T
113
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
114
115
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
116
	select CPU_CP15_MMU
117
118
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
119
120
	help
	  The ARM920T is licensed to be produced by numerous vendors,
121
	  and is used in the Cirrus EP93xx and the Samsung S3C2410.
Linus Torvalds's avatar
Linus Torvalds committed
122
123
124
125
126
127
128

	  Say Y if you want support for the ARM920T processor.
	  Otherwise, say N.

# ARM922T
config CPU_ARM922T
	bool "Support ARM922T processor" if ARCH_INTEGRATOR
129
	select CPU_32v4T
Linus Torvalds's avatar
Linus Torvalds committed
130
	select CPU_ABRT_EV4T
131
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
132
133
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
134
	select CPU_CP15_MMU
135
136
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
137
138
139
	help
	  The ARM922T is a version of the ARM920T, but with smaller
	  instruction and data caches. It is used in Altera's
140
	  Excalibur XA device family and Micrel's KS8695 Centaur.
Linus Torvalds's avatar
Linus Torvalds committed
141
142
143
144
145
146

	  Say Y if you want support for the ARM922T processor.
	  Otherwise, say N.

# ARM925T
config CPU_ARM925T
147
 	bool "Support ARM925T processor" if ARCH_OMAP1
148
	select CPU_32v4T
Linus Torvalds's avatar
Linus Torvalds committed
149
	select CPU_ABRT_EV4T
150
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
151
152
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
153
	select CPU_CP15_MMU
154
155
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
156
157
158
159
160
161
162
163
164
165
 	help
 	  The ARM925T is a mix between the ARM920T and ARM926T, but with
	  different instruction and data caches. It is used in TI's OMAP
 	  device family.

 	  Say Y if you want support for the ARM925T processor.
 	  Otherwise, say N.

# ARM926T
config CPU_ARM926T
166
	bool "Support ARM926T processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB
Linus Torvalds's avatar
Linus Torvalds committed
167
168
	select CPU_32v5
	select CPU_ABRT_EV5TJ
169
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
170
	select CPU_CACHE_VIVT
171
	select CPU_CP15_MMU
172
173
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
174
175
176
177
178
179
180
181
	help
	  This is a variant of the ARM920.  It has slightly different
	  instruction sequences for cache and TLB operations.  Curiously,
	  there is no documentation on it at the ARM corporate website.

	  Say Y if you want support for the ARM926T processor.
	  Otherwise, say N.

182
183
184
185
186
# FA526
config CPU_FA526
	bool
	select CPU_32v4
	select CPU_ABRT_EV4
187
	select CPU_PABRT_LEGACY
188
189
190
191
192
193
194
195
196
197
198
199
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_CACHE_FA
	select CPU_COPY_FA if MMU
	select CPU_TLB_FA if MMU
	help
	  The FA526 is a version of the ARMv4 compatible processor with
	  Branch Target Buffer, Unified TLB and cache line size 16.

	  Say Y if you want support for the FA526 processor.
	  Otherwise, say N.

200
201
202
# ARM940T
config CPU_ARM940T
	bool "Support ARM940T processor" if ARCH_INTEGRATOR
203
	depends on !MMU
204
	select CPU_32v4T
205
	select CPU_ABRT_NOMMU
206
	select CPU_PABRT_LEGACY
207
208
209
210
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM940T is a member of the ARM9TDMI family of general-
Matt LaPlante's avatar
Matt LaPlante committed
211
	  purpose microprocessors with MPU and separate 4KB
212
213
214
215
216
217
	  instruction and 4KB data cases, each with a 4-word line
	  length.

	  Say Y if you want support for the ARM940T processor.
	  Otherwise, say N.

218
219
220
# ARM946E-S
config CPU_ARM946E
	bool "Support ARM946E-S processor" if ARCH_INTEGRATOR
221
	depends on !MMU
222
	select CPU_32v5
223
	select CPU_ABRT_NOMMU
224
	select CPU_PABRT_LEGACY
225
226
227
228
229
230
231
232
233
234
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM946E-S is a member of the ARM9E-S family of high-
	  performance, 32-bit system-on-chip processor solutions.
	  The TCM and ARMv5TE 32-bit instruction set is supported.

	  Say Y if you want support for the ARM946E-S processor.
	  Otherwise, say N.

Linus Torvalds's avatar
Linus Torvalds committed
235
236
# ARM1020 - needs validating
config CPU_ARM1020
237
	bool "Support ARM1020T (rev 0) processor" if ARCH_INTEGRATOR
Linus Torvalds's avatar
Linus Torvalds committed
238
239
	select CPU_32v5
	select CPU_ABRT_EV4T
240
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
241
242
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
243
	select CPU_CP15_MMU
244
245
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
246
247
248
249
250
251
252
253
254
	help
	  The ARM1020 is the 32K cached version of the ARM10 processor,
	  with an addition of a floating-point unit.

	  Say Y if you want support for the ARM1020 processor.
	  Otherwise, say N.

# ARM1020E - needs validating
config CPU_ARM1020E
255
	bool "Support ARM1020E processor" if ARCH_INTEGRATOR
Linus Torvalds's avatar
Linus Torvalds committed
256
257
	select CPU_32v5
	select CPU_ABRT_EV4T
258
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
259
260
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
261
	select CPU_CP15_MMU
262
263
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
264
265
266
267
	depends on n

# ARM1022E
config CPU_ARM1022
268
	bool "Support ARM1022E processor" if ARCH_INTEGRATOR
Linus Torvalds's avatar
Linus Torvalds committed
269
270
	select CPU_32v5
	select CPU_ABRT_EV4T
271
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
272
	select CPU_CACHE_VIVT
273
	select CPU_CP15_MMU
274
275
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
276
277
278
279
280
281
282
283
284
285
	help
	  The ARM1022E is an implementation of the ARMv5TE architecture
	  based upon the ARM10 integer core with a 16KiB L1 Harvard cache,
	  embedded trace macrocell, and a floating-point unit.

	  Say Y if you want support for the ARM1022E processor.
	  Otherwise, say N.

# ARM1026EJ-S
config CPU_ARM1026
286
	bool "Support ARM1026EJ-S processor" if ARCH_INTEGRATOR
Linus Torvalds's avatar
Linus Torvalds committed
287
288
	select CPU_32v5
	select CPU_ABRT_EV5T # But need Jazelle, but EV5TJ ignores bit 10
289
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
290
	select CPU_CACHE_VIVT
291
	select CPU_CP15_MMU
292
293
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
294
295
296
297
298
299
300
301
302
	help
	  The ARM1026EJ-S is an implementation of the ARMv5TEJ architecture
	  based upon the ARM10 integer core.

	  Say Y if you want support for the ARM1026EJ-S processor.
	  Otherwise, say N.

# SA110
config CPU_SA110
303
	bool "Support StrongARM(R) SA-110 processor" if ARCH_RPC
Linus Torvalds's avatar
Linus Torvalds committed
304
305
306
	select CPU_32v3 if ARCH_RPC
	select CPU_32v4 if !ARCH_RPC
	select CPU_ABRT_EV4
307
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
308
309
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
310
	select CPU_CP15_MMU
311
312
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WB if MMU
Linus Torvalds's avatar
Linus Torvalds committed
313
314
315
316
317
318
319
320
321
322
323
324
325
326
	help
	  The Intel StrongARM(R) SA-110 is a 32-bit microprocessor and
	  is available at five speeds ranging from 100 MHz to 233 MHz.
	  More information is available at
	  <http://developer.intel.com/design/strong/sa110.htm>.

	  Say Y if you want support for the SA-110 processor.
	  Otherwise, say N.

# SA1100
config CPU_SA1100
	bool
	select CPU_32v4
	select CPU_ABRT_EV4
327
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
328
329
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
330
	select CPU_CP15_MMU
331
	select CPU_TLB_V4WB if MMU
Linus Torvalds's avatar
Linus Torvalds committed
332
333
334
335
336
337

# XScale
config CPU_XSCALE
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
338
	select CPU_PABRT_LEGACY
Linus Torvalds's avatar
Linus Torvalds committed
339
	select CPU_CACHE_VIVT
340
	select CPU_CP15_MMU
341
	select CPU_TLB_V4WBI if MMU
Linus Torvalds's avatar
Linus Torvalds committed
342

343
344
345
346
347
# XScale Core Version 3
config CPU_XSC3
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
348
	select CPU_PABRT_LEGACY
349
	select CPU_CACHE_VIVT
350
	select CPU_CP15_MMU
351
	select CPU_TLB_V4WBI if MMU
352
353
	select IO_36

354
355
356
357
358
# Marvell PJ1 (Mohawk)
config CPU_MOHAWK
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
359
	select CPU_PABRT_LEGACY
360
361
362
363
364
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_TLB_V4WBI if MMU
	select CPU_COPY_V4WB if MMU

365
366
367
368
369
# Feroceon
config CPU_FEROCEON
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
370
	select CPU_PABRT_LEGACY
371
372
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
373
	select CPU_COPY_FEROCEON if MMU
374
	select CPU_TLB_FEROCEON if MMU
375

376
377
378
379
380
381
382
383
384
config CPU_FEROCEON_OLD_ID
	bool "Accept early Feroceon cores with an ARM926 ID"
	depends on CPU_FEROCEON && !CPU_ARM926T
	default y
	help
	  This enables the usage of some old Feroceon cores
	  for which the CPU ID is equal to the ARM926 ID.
	  Relevant for Feroceon-1850 and early Feroceon-2850.

Haojian Zhuang's avatar
Haojian Zhuang committed
385
386
387
388
389
390
# Marvell PJ4
config CPU_PJ4
	bool
	select CPU_V7
	select ARM_THUMBEE

Linus Torvalds's avatar
Linus Torvalds committed
391
392
# ARMv6
config CPU_V6
393
	bool "Support ARM V6 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
Linus Torvalds's avatar
Linus Torvalds committed
394
395
	select CPU_32v6
	select CPU_ABRT_EV6
396
	select CPU_PABRT_V6
Linus Torvalds's avatar
Linus Torvalds committed
397
398
	select CPU_CACHE_V6
	select CPU_CACHE_VIPT
399
	select CPU_CP15_MMU
400
	select CPU_HAS_ASID if MMU
401
402
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU
Linus Torvalds's avatar
Linus Torvalds committed
403

404
# ARMv6k
405
config CPU_V6K
406
	bool "Support ARM V6K processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
407
	select CPU_32v6
408
	select CPU_32v6K
409
410
411
412
413
414
415
416
	select CPU_ABRT_EV6
	select CPU_PABRT_V6
	select CPU_CACHE_V6
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
	select CPU_HAS_ASID if MMU
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU
417

418
419
# ARMv7
config CPU_V7
420
	bool "Support ARM V7 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
421
	select CPU_32v6K
422
423
	select CPU_32v7
	select CPU_ABRT_EV7
424
	select CPU_PABRT_V7
425
426
427
	select CPU_CACHE_V7
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
428
	select CPU_HAS_ASID if MMU
429
	select CPU_COPY_V6 if MMU
430
	select CPU_TLB_V7 if MMU
431

Linus Torvalds's avatar
Linus Torvalds committed
432
433
434
435
# Figure out what processor architecture version we should be using.
# This defines the compiler instruction set which depends on the machine type.
config CPU_32v3
	bool
436
	select TLS_REG_EMUL if SMP || !MMU
437
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
438
	select CPU_USE_DOMAINS if MMU
Linus Torvalds's avatar
Linus Torvalds committed
439
440
441

config CPU_32v4
	bool
442
	select TLS_REG_EMUL if SMP || !MMU
443
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
444
	select CPU_USE_DOMAINS if MMU
Linus Torvalds's avatar
Linus Torvalds committed
445

446
447
448
449
config CPU_32v4T
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
450
	select CPU_USE_DOMAINS if MMU
451

Linus Torvalds's avatar
Linus Torvalds committed
452
453
config CPU_32v5
	bool
454
	select TLS_REG_EMUL if SMP || !MMU
455
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
456
	select CPU_USE_DOMAINS if MMU
Linus Torvalds's avatar
Linus Torvalds committed
457
458
459

config CPU_32v6
	bool
460
	select TLS_REG_EMUL if !CPU_32v6K && !MMU
461
	select CPU_USE_DOMAINS if CPU_V6 && MMU
Linus Torvalds's avatar
Linus Torvalds committed
462

463
config CPU_32v6K
464
	bool
Linus Torvalds's avatar
Linus Torvalds committed
465

466
467
468
config CPU_32v7
	bool

Linus Torvalds's avatar
Linus Torvalds committed
469
# The abort model
470
471
472
config CPU_ABRT_NOMMU
	bool

Linus Torvalds's avatar
Linus Torvalds committed
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
config CPU_ABRT_EV4
	bool

config CPU_ABRT_EV4T
	bool

config CPU_ABRT_LV4T
	bool

config CPU_ABRT_EV5T
	bool

config CPU_ABRT_EV5TJ
	bool

config CPU_ABRT_EV6
	bool

491
492
493
config CPU_ABRT_EV7
	bool

494
config CPU_PABRT_LEGACY
Paul Brook's avatar
Paul Brook committed
495
496
	bool

497
498
499
500
config CPU_PABRT_V6
	bool

config CPU_PABRT_V7
Paul Brook's avatar
Paul Brook committed
501
502
	bool

Linus Torvalds's avatar
Linus Torvalds committed
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
# The cache model
config CPU_CACHE_V3
	bool

config CPU_CACHE_V4
	bool

config CPU_CACHE_V4WT
	bool

config CPU_CACHE_V4WB
	bool

config CPU_CACHE_V6
	bool

519
520
521
config CPU_CACHE_V7
	bool

Linus Torvalds's avatar
Linus Torvalds committed
522
523
524
525
526
527
config CPU_CACHE_VIVT
	bool

config CPU_CACHE_VIPT
	bool

528
529
530
config CPU_CACHE_FA
	bool

531
if MMU
Linus Torvalds's avatar
Linus Torvalds committed
532
533
534
535
536
537
538
539
540
541
# The copy-page model
config CPU_COPY_V3
	bool

config CPU_COPY_V4WT
	bool

config CPU_COPY_V4WB
	bool

542
543
544
config CPU_COPY_FEROCEON
	bool

545
546
547
config CPU_COPY_FA
	bool

Linus Torvalds's avatar
Linus Torvalds committed
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
config CPU_COPY_V6
	bool

# This selects the TLB model
config CPU_TLB_V3
	bool
	help
	  ARM Architecture Version 3 TLB.

config CPU_TLB_V4WT
	bool
	help
	  ARM Architecture Version 4 TLB with writethrough cache.

config CPU_TLB_V4WB
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache.

config CPU_TLB_V4WBI
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache and invalidate
	  instruction cache entry.

573
574
575
576
577
config CPU_TLB_FEROCEON
	bool
	help
	  Feroceon TLB (v4wbi with non-outer-cachable page table walks).

578
579
580
581
582
583
584
config CPU_TLB_FA
	bool
	help
	  Faraday ARM FA526 architecture, unified TLB with writeback cache
	  and invalidate instruction cache entry. Branch target buffer is
	  also supported.

Linus Torvalds's avatar
Linus Torvalds committed
585
586
587
config CPU_TLB_V6
	bool

588
589
590
config CPU_TLB_V7
	bool

591
592
config VERIFY_PERMISSION_FAULT
	bool
593
594
endif

595
596
597
598
599
600
config CPU_HAS_ASID
	bool
	help
	  This indicates whether the CPU has the ASID register; used to
	  tag TLB and possibly cache entries.

601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
config CPU_CP15
	bool
	help
	  Processor has the CP15 register.

config CPU_CP15_MMU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MMU related registers.

config CPU_CP15_MPU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MPU related registers.

618
619
620
621
622
623
config CPU_USE_DOMAINS
	bool
	help
	  This option enables or disables the use of domain switching
	  via the set_fs() function.

624
625
626
627
628
629
#
# CPU supports 36-bit I/O
#
config IO_36
	bool

Linus Torvalds's avatar
Linus Torvalds committed
630
631
comment "Processor Features"

632
633
config ARM_LPAE
	bool "Support for the Large Physical Address Extension"
634
635
	depends on MMU && CPU_32v7 && !CPU_32v6 && !CPU_32v5 && \
		!CPU_32v4 && !CPU_32v3
636
637
638
639
640
641
642
643
644
645
646
647
648
649
	help
	  Say Y if you have an ARMv7 processor supporting the LPAE page
	  table format and you would like to access memory beyond the
	  4GB limit. The resulting kernel image will not run on
	  processors without the LPA extension.

	  If unsure, say N.

config ARCH_PHYS_ADDR_T_64BIT
	def_bool ARM_LPAE

config ARCH_DMA_ADDR_T_64BIT
	bool

Linus Torvalds's avatar
Linus Torvalds committed
650
651
config ARM_THUMB
	bool "Support Thumb user binaries"
652
	depends on CPU_ARM720T || CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_ARM1020E || CPU_ARM1022 || CPU_ARM1026 || CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_V6 || CPU_V6K || CPU_V7 || CPU_FEROCEON
Linus Torvalds's avatar
Linus Torvalds committed
653
654
655
656
657
658
659
660
661
662
663
	default y
	help
	  Say Y if you want to include kernel support for running user space
	  Thumb binaries.

	  The Thumb instruction set is a compressed form of the standard ARM
	  instruction set resulting in smaller binaries at the expense of
	  slightly less efficient code.

	  If you don't know what this all is, saying Y is a safe choice.

664
665
666
667
668
669
670
config ARM_THUMBEE
	bool "Enable ThumbEE CPU extension"
	depends on CPU_V7
	help
	  Say Y here if you have a CPU with the ThumbEE extension and code to
	  make use of it. Say N for code that can run on CPUs without ThumbEE.

671
672
config SWP_EMULATE
	bool "Emulate SWP/SWPB instructions"
Russell King's avatar
Russell King committed
673
	depends on !CPU_USE_DOMAINS && CPU_V7
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
	select HAVE_PROC_CPU if PROC_FS
	default y if SMP
	help
	  ARMv6 architecture deprecates use of the SWP/SWPB instructions.
	  ARMv7 multiprocessing extensions introduce the ability to disable
	  these instructions, triggering an undefined instruction exception
	  when executed. Say Y here to enable software emulation of these
	  instructions for userspace (not kernel) using LDREX/STREX.
	  Also creates /proc/cpu/swp_emulation for statistics.

	  In some older versions of glibc [<=2.8] SWP is used during futex
	  trylock() operations with the assumption that the code will not
	  be preempted. This invalid assumption may be more likely to fail
	  with SWP emulation enabled, leading to deadlock of the user
	  application.

	  NOTE: when accessing uncached shared regions, LDREX/STREX rely
	  on an external transaction monitoring block called a global
	  monitor to maintain update atomicity. If your system does not
	  implement a global monitor, this option can cause programs that
	  perform SWP operations to uncached memory to deadlock.

	  If unsure, say Y.

Linus Torvalds's avatar
Linus Torvalds committed
698
699
700
701
702
703
704
705
706
config CPU_BIG_ENDIAN
	bool "Build big-endian kernel"
	depends on ARCH_SUPPORTS_BIG_ENDIAN
	help
	  Say Y if you plan on running a kernel in big-endian mode.
	  Note that your board must be properly built and your board
	  port must properly enable any big-endian related features
	  of your chipset/board/processor.

707
708
709
config CPU_ENDIAN_BE8
	bool
	depends on CPU_BIG_ENDIAN
710
	default CPU_V6 || CPU_V6K || CPU_V7
711
712
713
714
715
716
717
718
719
720
	help
	  Support for the BE-8 (big-endian) mode on ARMv6 and ARMv7 processors.

config CPU_ENDIAN_BE32
	bool
	depends on CPU_BIG_ENDIAN
	default !CPU_ENDIAN_BE8
	help
	  Support for the BE-32 (big-endian) mode on pre-ARMv6 processors.

721
config CPU_HIGH_VECTOR
722
	depends on !MMU && CPU_CP15 && !CPU_ARM740T
723
724
725
	bool "Select the High exception vector"
	help
	  Say Y here to select high exception vector(0xFFFF0000~).
726
	  The exception vector can vary depending on the platform
727
728
729
730
731
	  design in nommu mode. If your platform needs to select
	  high exception vector, say Y.
	  Otherwise or if you are unsure, say N, and the low exception
	  vector (0x00000000~) will be used.

Linus Torvalds's avatar
Linus Torvalds committed
732
config CPU_ICACHE_DISABLE
733
734
	bool "Disable I-Cache (I-bit)"
	depends on CPU_CP15 && !(CPU_ARM610 || CPU_ARM710 || CPU_ARM720T || CPU_ARM740T || CPU_XSCALE || CPU_XSC3)
Linus Torvalds's avatar
Linus Torvalds committed
735
736
737
738
739
	help
	  Say Y here to disable the processor instruction cache. Unless
	  you have a reason not to or are unsure, say N.

config CPU_DCACHE_DISABLE
740
741
	bool "Disable D-Cache (C-bit)"
	depends on CPU_CP15
Linus Torvalds's avatar
Linus Torvalds committed
742
743
744
745
	help
	  Say Y here to disable the processor data cache. Unless
	  you have a reason not to or are unsure, say N.

746
747
748
749
750
751
752
753
754
755
756
757
758
config CPU_DCACHE_SIZE
	hex
	depends on CPU_ARM740T || CPU_ARM946E
	default 0x00001000 if CPU_ARM740T
	default 0x00002000 # default size for ARM946E-S
	help
	  Some cores are synthesizable to have various sized cache. For
	  ARM946E-S case, it can vary from 0KB to 1MB.
	  To support such cache operations, it is efficient to know the size
	  before compile time.
	  If your SoC is configured to have a different size, define the value
	  here with proper conditions.

Linus Torvalds's avatar
Linus Torvalds committed
759
760
config CPU_DCACHE_WRITETHROUGH
	bool "Force write through D-cache"
761
	depends on (CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_FA526) && !CPU_DCACHE_DISABLE
Linus Torvalds's avatar
Linus Torvalds committed
762
763
764
765
766
767
768
	default y if CPU_ARM925T
	help
	  Say Y here to use the data cache in writethrough mode. Unless you
	  specifically require this or are unsure, say N.

config CPU_CACHE_ROUND_ROBIN
	bool "Round robin I and D cache replacement algorithm"
769
	depends on (CPU_ARM926T || CPU_ARM946E || CPU_ARM1020) && (!CPU_ICACHE_DISABLE || !CPU_DCACHE_DISABLE)
Linus Torvalds's avatar
Linus Torvalds committed
770
771
772
773
774
775
	help
	  Say Y here to use the predictable round-robin cache replacement
	  policy.  Unless you specifically require this or are unsure, say N.

config CPU_BPREDICT_DISABLE
	bool "Disable branch prediction"
776
	depends on CPU_ARM1020 || CPU_V6 || CPU_V6K || CPU_MOHAWK || CPU_XSC3 || CPU_V7 || CPU_FA526
Linus Torvalds's avatar
Linus Torvalds committed
777
778
	help
	  Say Y here to disable branch prediction.  If unsure, say N.
779

780
781
782
config TLS_REG_EMUL
	bool
	help
783
784
785
	  An SMP system using a pre-ARMv6 processor (there are apparently
	  a few prototypes like that in existence) and therefore access to
	  that required register must be emulated.
786

787
788
789
790
791
792
793
config NEEDS_SYSCALL_FOR_CMPXCHG
	bool
	help
	  SMP on a pre-ARMv6 processor?  Well OK then.
	  Forget about fast user space cmpxchg support.
	  It is just not possible.

794
795
config DMA_CACHE_RWFO
	bool "Enable read/write for ownership DMA cache maintenance"
796
	depends on CPU_V6K && SMP
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
	default y
	help
	  The Snoop Control Unit on ARM11MPCore does not detect the
	  cache maintenance operations and the dma_{map,unmap}_area()
	  functions may leave stale cache entries on other CPUs. By
	  enabling this option, Read or Write For Ownership in the ARMv6
	  DMA cache maintenance functions is performed. These LDR/STR
	  instructions change the cache line state to shared or modified
	  so that the cache operation has the desired effect.

	  Note that the workaround is only valid on processors that do
	  not perform speculative loads into the D-cache. For such
	  processors, if cache maintenance operations are not broadcast
	  in hardware, other workarounds are needed (e.g. cache
	  maintenance broadcasting in software via FIQ).

813
814
config OUTER_CACHE
	bool
815

816
817
818
819
820
821
config OUTER_CACHE_SYNC
	bool
	help
	  The outer cache has a outer_cache_fns.sync function pointer
	  that can be used to drain the write buffer of the outer cache.

822
823
config CACHE_FEROCEON_L2
	bool "Enable the Feroceon L2 cache controller"
824
	depends on ARCH_KIRKWOOD || ARCH_MV78XX0
825
826
827
828
829
	default y
	select OUTER_CACHE
	help
	  This option enables the Feroceon L2 cache controller.

830
831
832
833
834
835
836
config CACHE_FEROCEON_L2_WRITETHROUGH
	bool "Force Feroceon L2 cache write through"
	depends on CACHE_FEROCEON_L2
	help
	  Say Y here to use the Feroceon L2 cache in writethrough mode.
	  Unless you specifically require this, say N for writeback mode.

837
838
839
840
841
842
843
844
845
846
847
848
849
850
config MIGHT_HAVE_CACHE_L2X0
	bool
	help
	  This option should be selected by machines which have a L2x0
	  or PL310 cache controller, but where its use is optional.

	  The only effect of this option is to make CACHE_L2X0 and
	  related options available to the user for configuration.

	  Boards or SoCs which always require the cache controller
	  support to be present should select CACHE_L2X0 directly
	  instead of this option, thus preventing the user from
	  inadvertently configuring a broken kernel.

851
config CACHE_L2X0
852
853
	bool "Enable the L2x0 outer cache controller" if MIGHT_HAVE_CACHE_L2X0
	default MIGHT_HAVE_CACHE_L2X0
854
	select OUTER_CACHE
855
	select OUTER_CACHE_SYNC
856
857
	help
	  This option enables the L2x0 PrimeCell.
858

859
860
861
config CACHE_PL310
	bool
	depends on CACHE_L2X0
862
	default y if CPU_V7 && !(CPU_V6 || CPU_V6K)
863
864
865
866
	help
	  This option enables optimisations for the PL310 cache
	  controller.

867
868
config CACHE_TAUROS2
	bool "Enable the Tauros2 L2 cache controller"
Haojian Zhuang's avatar
Haojian Zhuang committed
869
	depends on (ARCH_DOVE || ARCH_MMP || CPU_PJ4)
870
871
872
873
874
875
	default y
	select OUTER_CACHE
	help
	  This option enables the Tauros2 L2 cache controller (as
	  found on PJ1/PJ4).

876
877
878
879
880
881
882
config CACHE_XSC3L2
	bool "Enable the L2 cache on XScale3"
	depends on CPU_XSC3
	default y
	select OUTER_CACHE
	help
	  This option enables the L2 cache on XScale3.
883

884
885
config ARM_L1_CACHE_SHIFT_6
	bool
886
	default y if CPU_V7
887
888
889
	help
	  Setting ARM L1 cache line size to 64 Bytes.

890
891
config ARM_L1_CACHE_SHIFT
	int
892
	default 6 if ARM_L1_CACHE_SHIFT_6
893
	default 5
894
895

config ARM_DMA_MEM_BUFFERABLE
896
	bool "Use non-cacheable memory for DMA" if (CPU_V6 || CPU_V6K) && !CPU_V7
897
898
	depends on !(MACH_REALVIEW_PB1176 || REALVIEW_EB_ARM11MP || \
		     MACH_REALVIEW_PB11MP)
899
	default y if CPU_V6 || CPU_V6K || CPU_V7
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
	help
	  Historically, the kernel has used strongly ordered mappings to
	  provide DMA coherent memory.  With the advent of ARMv7, mapping
	  memory with differing types results in unpredictable behaviour,
	  so on these CPUs, this option is forced on.

	  Multiple mappings with differing attributes is also unpredictable
	  on ARMv6 CPUs, but since they do not have aggressive speculative
	  prefetch, no harm appears to occur.

	  However, drivers may be missing the necessary barriers for ARMv6,
	  and therefore turning this on may result in unpredictable driver
	  behaviour.  Therefore, we offer this as an option.

	  You are recommended say 'Y' here and debug any affected drivers.
915

916
917
918
919
920
config ARCH_HAS_BARRIERS
	bool
	help
	  This option allows the use of custom mandatory barriers
	  included via the mach/barriers.h file.