reset.c 33 KB
Newer Older
Nick Kossifidis's avatar
Nick Kossifidis committed
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
/*
 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
 * Copyright (c) 2007-2008 Luis Rodriguez <mcgrof@winlab.rutgers.edu>
 * Copyright (c) 2007-2008 Pavel Roskin <proski@gnu.org>
 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 */

/*****************************\
  Reset functions and helpers
\*****************************/

26
27
#include <asm/unaligned.h>

28
#include <linux/pci.h>		/* To determine if a card is pci-e */
29
#include <linux/log2.h>
30
#include <linux/platform_device.h>
Nick Kossifidis's avatar
Nick Kossifidis committed
31
32
33
34
#include "ath5k.h"
#include "reg.h"
#include "debug.h"

35
36
37
38
39

/******************\
* Helper functions *
\******************/

40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
/*
 * Check if a register write has been completed
 */
int ath5k_hw_register_timeout(struct ath5k_hw *ah, u32 reg, u32 flag, u32 val,
			      bool is_set)
{
	int i;
	u32 data;

	for (i = AR5K_TUNE_REGISTER_TIMEOUT; i > 0; i--) {
		data = ath5k_hw_reg_read(ah, reg);
		if (is_set && (data & flag))
			break;
		else if ((data & flag) == val)
			break;
		udelay(15);
	}

	return (i <= 0) ? -EAGAIN : 0;
}

61
62
63
64
65

/*************************\
* Clock related functions *
\*************************/

Nick Kossifidis's avatar
Nick Kossifidis committed
66
/**
67
 * ath5k_hw_htoclock - Translate usec to hw clock units
Nick Kossifidis's avatar
Nick Kossifidis committed
68
 *
69
70
 * @ah: The &struct ath5k_hw
 * @usec: value in microseconds
Nick Kossifidis's avatar
Nick Kossifidis committed
71
 */
72
unsigned int ath5k_hw_htoclock(struct ath5k_hw *ah, unsigned int usec)
Nick Kossifidis's avatar
Nick Kossifidis committed
73
{
74
75
76
	struct ath_common *common = ath5k_hw_common(ah);
	return usec * common->clockrate;
}
Nick Kossifidis's avatar
Nick Kossifidis committed
77

78
79
80
81
82
83
84
85
86
/**
 * ath5k_hw_clocktoh - Translate hw clock units to usec
 * @clock: value in hw clock units
 */
unsigned int ath5k_hw_clocktoh(struct ath5k_hw *ah, unsigned int clock)
{
	struct ath_common *common = ath5k_hw_common(ah);
	return clock / common->clockrate;
}
Nick Kossifidis's avatar
Nick Kossifidis committed
87

88
/**
89
 * ath5k_hw_init_core_clock - Initialize core clock
90
 *
91
92
93
 * @ah The &struct ath5k_hw
 *
 * Initialize core clock parameters (usec, usec32, latencies etc).
94
 */
95
static void ath5k_hw_init_core_clock(struct ath5k_hw *ah)
96
97
98
{
	struct ieee80211_channel *channel = ah->ah_current_channel;
	struct ath_common *common = ath5k_hw_common(ah);
99
	u32 usec_reg, txlat, rxlat, usec, clock, sclock, txf2txs;
Nick Kossifidis's avatar
Nick Kossifidis committed
100

101
102
103
	/*
	 * Set core clock frequency
	 */
104
105
106
107
108
109
110
111
112
113
114
115
	switch (channel->hw_value) {
	case AR5K_MODE_11A:
		clock = 40;
		break;
	case AR5K_MODE_11B:
		clock = 22;
		break;
	case AR5K_MODE_11G:
	default:
		clock = 44;
		break;
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
116

117
118
119
120
	/* Use clock multiplier for non-default
	 * bwmode */
	switch (ah->ah_bwmode) {
	case AR5K_BWMODE_40MHZ:
121
		clock *= 2;
122
123
124
125
126
127
128
129
130
131
		break;
	case AR5K_BWMODE_10MHZ:
		clock /= 2;
		break;
	case AR5K_BWMODE_5MHZ:
		clock /= 4;
		break;
	default:
		break;
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
132

133
	common->clockrate = clock;
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149

	/*
	 * Set USEC parameters
	 */
	/* Set USEC counter on PCU*/
	usec = clock - 1;
	usec = AR5K_REG_SM(usec, AR5K_USEC_1);

	/* Set usec duration on DCU */
	if (ah->ah_version != AR5K_AR5210)
		AR5K_REG_WRITE_BITS(ah, AR5K_DCU_GBL_IFS_MISC,
					AR5K_DCU_GBL_IFS_MISC_USEC_DUR,
					clock);

	/* Set 32MHz USEC counter */
	if ((ah->ah_radio == AR5K_RF5112) ||
150
	    (ah->ah_radio == AR5K_RF2413) ||
151
152
153
154
	    (ah->ah_radio == AR5K_RF5413) ||
	    (ah->ah_radio == AR5K_RF2316) ||
	    (ah->ah_radio == AR5K_RF2317))
		/* Remain on 40MHz clock ? */
155
156
157
158
159
160
161
162
163
164
165
166
		sclock = 40 - 1;
	else
		sclock = 32 - 1;
	sclock = AR5K_REG_SM(sclock, AR5K_USEC_32);

	/*
	 * Set tx/rx latencies
	 */
	usec_reg = ath5k_hw_reg_read(ah, AR5K_USEC_5211);
	txlat = AR5K_REG_MS(usec_reg, AR5K_USEC_TX_LATENCY_5211);
	rxlat = AR5K_REG_MS(usec_reg, AR5K_USEC_RX_LATENCY_5211);

167
168
169
170
171
	/*
	 * Set default Tx frame to Tx data start delay
	 */
	txf2txs = AR5K_INIT_TXF2TXD_START_DEFAULT;

172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
	/*
	 * 5210 initvals don't include usec settings
	 * so we need to use magic values here for
	 * tx/rx latencies
	 */
	if (ah->ah_version == AR5K_AR5210) {
		/* same for turbo */
		txlat = AR5K_INIT_TX_LATENCY_5210;
		rxlat = AR5K_INIT_RX_LATENCY_5210;
	}

	if (ah->ah_mac_srev < AR5K_SREV_AR5211) {
		/* 5311 has different tx/rx latency masks
		 * from 5211, since we deal 5311 the same
		 * as 5211 when setting initvals, shift
		 * values here to their proper locations
		 *
		 * Note: Initvals indicate tx/rx/ latencies
		 * are the same for turbo mode */
		txlat = AR5K_REG_SM(txlat, AR5K_USEC_TX_LATENCY_5210);
		rxlat = AR5K_REG_SM(rxlat, AR5K_USEC_RX_LATENCY_5210);
	} else
	switch (ah->ah_bwmode) {
	case AR5K_BWMODE_10MHZ:
		txlat = AR5K_REG_SM(txlat * 2,
				AR5K_USEC_TX_LATENCY_5211);
		rxlat = AR5K_REG_SM(AR5K_INIT_RX_LAT_MAX,
				AR5K_USEC_RX_LATENCY_5211);
		txf2txs = AR5K_INIT_TXF2TXD_START_DELAY_10MHZ;
		break;
	case AR5K_BWMODE_5MHZ:
		txlat = AR5K_REG_SM(txlat * 4,
				AR5K_USEC_TX_LATENCY_5211);
		rxlat = AR5K_REG_SM(AR5K_INIT_RX_LAT_MAX,
				AR5K_USEC_RX_LATENCY_5211);
		txf2txs = AR5K_INIT_TXF2TXD_START_DELAY_5MHZ;
		break;
	case AR5K_BWMODE_40MHZ:
		txlat = AR5K_INIT_TX_LAT_MIN;
		rxlat = AR5K_REG_SM(rxlat / 2,
				AR5K_USEC_RX_LATENCY_5211);
		txf2txs = AR5K_INIT_TXF2TXD_START_DEFAULT;
		break;
	default:
		break;
	}

	usec_reg = (usec | sclock | txlat | rxlat);
	ath5k_hw_reg_write(ah, usec_reg, AR5K_USEC);

222
	/* On 5112 set tx frame to tx data start delay */
223
224
225
226
227
	if (ah->ah_radio == AR5K_RF5112) {
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_RF_CTL2,
					AR5K_PHY_RF_CTL2_TXF2TXD_START,
					txf2txs);
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
228
229
230
}

/*
231
232
233
234
 * If there is an external 32KHz crystal available, use it
 * as ref. clock instead of 32/40MHz clock and baseband clocks
 * to save power during sleep or restore normal 32/40MHz
 * operation.
Nick Kossifidis's avatar
Nick Kossifidis committed
235
 *
236
237
 * XXX: When operating on 32KHz certain PHY registers (27 - 31,
 *	123 - 127) require delay on access.
Nick Kossifidis's avatar
Nick Kossifidis committed
238
 */
239
static void ath5k_hw_set_sleep_clock(struct ath5k_hw *ah, bool enable)
Nick Kossifidis's avatar
Nick Kossifidis committed
240
{
241
	struct ath5k_eeprom_info *ee = &ah->ah_capabilities.cap_eeprom;
242
	u32 scal, spending, sclock;
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260

	/* Only set 32KHz settings if we have an external
	 * 32KHz crystal present */
	if ((AR5K_EEPROM_HAS32KHZCRYSTAL(ee->ee_misc1) ||
	AR5K_EEPROM_HAS32KHZCRYSTAL_OLD(ee->ee_misc1)) &&
	enable) {

		/* 1 usec/cycle */
		AR5K_REG_WRITE_BITS(ah, AR5K_USEC_5211, AR5K_USEC_32, 1);
		/* Set up tsf increment on each cycle */
		AR5K_REG_WRITE_BITS(ah, AR5K_TSF_PARM, AR5K_TSF_PARM_INC, 61);

		/* Set baseband sleep control registers
		 * and sleep control rate */
		ath5k_hw_reg_write(ah, 0x1f, AR5K_PHY_SCR);

		if ((ah->ah_radio == AR5K_RF5112) ||
		(ah->ah_radio == AR5K_RF5413) ||
261
		(ah->ah_radio == AR5K_RF2316) ||
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
		(ah->ah_mac_version == (AR5K_SREV_AR2417 >> 4)))
			spending = 0x14;
		else
			spending = 0x18;
		ath5k_hw_reg_write(ah, spending, AR5K_PHY_SPENDING);

		if ((ah->ah_radio == AR5K_RF5112) ||
		(ah->ah_radio == AR5K_RF5413) ||
		(ah->ah_mac_version == (AR5K_SREV_AR2417 >> 4))) {
			ath5k_hw_reg_write(ah, 0x26, AR5K_PHY_SLMT);
			ath5k_hw_reg_write(ah, 0x0d, AR5K_PHY_SCAL);
			ath5k_hw_reg_write(ah, 0x07, AR5K_PHY_SCLOCK);
			ath5k_hw_reg_write(ah, 0x3f, AR5K_PHY_SDELAY);
			AR5K_REG_WRITE_BITS(ah, AR5K_PCICFG,
				AR5K_PCICFG_SLEEP_CLOCK_RATE, 0x02);
		} else {
			ath5k_hw_reg_write(ah, 0x0a, AR5K_PHY_SLMT);
			ath5k_hw_reg_write(ah, 0x0c, AR5K_PHY_SCAL);
			ath5k_hw_reg_write(ah, 0x03, AR5K_PHY_SCLOCK);
			ath5k_hw_reg_write(ah, 0x20, AR5K_PHY_SDELAY);
			AR5K_REG_WRITE_BITS(ah, AR5K_PCICFG,
				AR5K_PCICFG_SLEEP_CLOCK_RATE, 0x03);
		}
Nick Kossifidis's avatar
Nick Kossifidis committed
285

286
287
288
		/* Enable sleep clock operation */
		AR5K_REG_ENABLE_BITS(ah, AR5K_PCICFG,
				AR5K_PCICFG_SLEEP_CLOCK_EN);
Nick Kossifidis's avatar
Nick Kossifidis committed
289

290
	} else {
Nick Kossifidis's avatar
Nick Kossifidis committed
291

292
293
294
295
		/* Disable sleep clock operation and
		 * restore default parameters */
		AR5K_REG_DISABLE_BITS(ah, AR5K_PCICFG,
				AR5K_PCICFG_SLEEP_CLOCK_EN);
Nick Kossifidis's avatar
Nick Kossifidis committed
296

297
298
		AR5K_REG_WRITE_BITS(ah, AR5K_PCICFG,
				AR5K_PCICFG_SLEEP_CLOCK_RATE, 0);
Nick Kossifidis's avatar
Nick Kossifidis committed
299

300
		/* Set DAC/ADC delays */
301
302
		ath5k_hw_reg_write(ah, 0x1f, AR5K_PHY_SCR);
		ath5k_hw_reg_write(ah, AR5K_PHY_SLMT_32MHZ, AR5K_PHY_SLMT);
Nick Kossifidis's avatar
Nick Kossifidis committed
303

304
305
306
307
308
309
310
		if (ah->ah_mac_version == (AR5K_SREV_AR2417 >> 4))
			scal = AR5K_PHY_SCAL_32MHZ_2417;
		else if (ee->ee_is_hb63)
			scal = AR5K_PHY_SCAL_32MHZ_HB63;
		else
			scal = AR5K_PHY_SCAL_32MHZ;
		ath5k_hw_reg_write(ah, scal, AR5K_PHY_SCAL);
Nick Kossifidis's avatar
Nick Kossifidis committed
311

312
313
314
315
316
		ath5k_hw_reg_write(ah, AR5K_PHY_SCLOCK_32MHZ, AR5K_PHY_SCLOCK);
		ath5k_hw_reg_write(ah, AR5K_PHY_SDELAY_32MHZ, AR5K_PHY_SDELAY);

		if ((ah->ah_radio == AR5K_RF5112) ||
		(ah->ah_radio == AR5K_RF5413) ||
317
		(ah->ah_radio == AR5K_RF2316) ||
318
319
320
321
322
323
		(ah->ah_mac_version == (AR5K_SREV_AR2417 >> 4)))
			spending = 0x14;
		else
			spending = 0x18;
		ath5k_hw_reg_write(ah, spending, AR5K_PHY_SPENDING);

324
		/* Set up tsf increment on each cycle */
325
		AR5K_REG_WRITE_BITS(ah, AR5K_TSF_PARM, AR5K_TSF_PARM_INC, 1);
326
327
328
329
330
331
332
333
334

		if ((ah->ah_radio == AR5K_RF5112) ||
			(ah->ah_radio == AR5K_RF5413) ||
			(ah->ah_radio == AR5K_RF2316) ||
			(ah->ah_radio == AR5K_RF2317))
			sclock = 40 - 1;
		else
			sclock = 32 - 1;
		AR5K_REG_WRITE_BITS(ah, AR5K_USEC_5211, AR5K_USEC_32, sclock);
Nick Kossifidis's avatar
Nick Kossifidis committed
335
336
337
	}
}

338
339
340
341
342

/*********************\
* Reset/Sleep control *
\*********************/

Nick Kossifidis's avatar
Nick Kossifidis committed
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
/*
 * Reset chipset
 */
static int ath5k_hw_nic_reset(struct ath5k_hw *ah, u32 val)
{
	int ret;
	u32 mask = val ? val : ~0U;

	/* Read-and-clear RX Descriptor Pointer*/
	ath5k_hw_reg_read(ah, AR5K_RXDP);

	/*
	 * Reset the device and wait until success
	 */
	ath5k_hw_reg_write(ah, val, AR5K_RESET_CTL);

	/* Wait at least 128 PCI clocks */
	udelay(15);

	if (ah->ah_version == AR5K_AR5210) {
363
364
365
366
		val &= AR5K_RESET_CTL_PCU | AR5K_RESET_CTL_DMA
			| AR5K_RESET_CTL_MAC | AR5K_RESET_CTL_PHY;
		mask &= AR5K_RESET_CTL_PCU | AR5K_RESET_CTL_DMA
			| AR5K_RESET_CTL_MAC | AR5K_RESET_CTL_PHY;
Nick Kossifidis's avatar
Nick Kossifidis committed
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
	} else {
		val &= AR5K_RESET_CTL_PCU | AR5K_RESET_CTL_BASEBAND;
		mask &= AR5K_RESET_CTL_PCU | AR5K_RESET_CTL_BASEBAND;
	}

	ret = ath5k_hw_register_timeout(ah, AR5K_RESET_CTL, mask, val, false);

	/*
	 * Reset configuration register (for hw byte-swap). Note that this
	 * is only set for big endian. We do the necessary magic in
	 * AR5K_INIT_CFG.
	 */
	if ((val & AR5K_RESET_CTL_PCU) == 0)
		ath5k_hw_reg_write(ah, AR5K_INIT_CFG, AR5K_CFG);

	return ret;
}

385
386
387
388
389
390
391
392
/*
 * Reset AHB chipset
 * AR5K_RESET_CTL_PCU flag resets WMAC
 * AR5K_RESET_CTL_BASEBAND flag resets WBB
 */
static int ath5k_hw_wisoc_reset(struct ath5k_hw *ah, u32 flags)
{
	u32 mask = flags ? flags : ~0U;
393
	u32 __iomem *reg;
394
395
396
397
	u32 regval;
	u32 val = 0;

	/* ah->ah_mac_srev is not available at this point yet */
398
	if (ah->devid >= AR5K_SREV_AR2315_R6) {
399
		reg = (u32 __iomem *) AR5K_AR2315_RESET;
400
401
402
403
404
		if (mask & AR5K_RESET_CTL_PCU)
			val |= AR5K_AR2315_RESET_WMAC;
		if (mask & AR5K_RESET_CTL_BASEBAND)
			val |= AR5K_AR2315_RESET_BB_WARM;
	} else {
405
		reg = (u32 __iomem *) AR5K_AR5312_RESET;
406
		if (to_platform_device(ah->dev)->id == 0) {
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
			if (mask & AR5K_RESET_CTL_PCU)
				val |= AR5K_AR5312_RESET_WMAC0;
			if (mask & AR5K_RESET_CTL_BASEBAND)
				val |= AR5K_AR5312_RESET_BB0_COLD |
				       AR5K_AR5312_RESET_BB0_WARM;
		} else {
			if (mask & AR5K_RESET_CTL_PCU)
				val |= AR5K_AR5312_RESET_WMAC1;
			if (mask & AR5K_RESET_CTL_BASEBAND)
				val |= AR5K_AR5312_RESET_BB1_COLD |
				       AR5K_AR5312_RESET_BB1_WARM;
		}
	}

	/* Put BB/MAC into reset */
	regval = __raw_readl(reg);
	__raw_writel(regval | val, reg);
	regval = __raw_readl(reg);
	udelay(100);

	/* Bring BB/MAC out of reset */
	__raw_writel(regval & ~val, reg);
	regval = __raw_readl(reg);

	/*
	 * Reset configuration register (for hw byte-swap). Note that this
	 * is only set for big endian. We do the necessary magic in
	 * AR5K_INIT_CFG.
	 */
	if ((flags & AR5K_RESET_CTL_PCU) == 0)
		ath5k_hw_reg_write(ah, AR5K_INIT_CFG, AR5K_CFG);

	return 0;
}


Nick Kossifidis's avatar
Nick Kossifidis committed
443
444
445
/*
 * Sleep control
 */
446
447
static int ath5k_hw_set_power(struct ath5k_hw *ah, enum ath5k_power_mode mode,
			      bool set_chip, u16 sleep_duration)
Nick Kossifidis's avatar
Nick Kossifidis committed
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
{
	unsigned int i;
	u32 staid, data;

	staid = ath5k_hw_reg_read(ah, AR5K_STA_ID1);

	switch (mode) {
	case AR5K_PM_AUTO:
		staid &= ~AR5K_STA_ID1_DEFAULT_ANTENNA;
		/* fallthrough */
	case AR5K_PM_NETWORK_SLEEP:
		if (set_chip)
			ath5k_hw_reg_write(ah,
				AR5K_SLEEP_CTL_SLE_ALLOW |
				sleep_duration,
				AR5K_SLEEP_CTL);

		staid |= AR5K_STA_ID1_PWR_SV;
		break;

	case AR5K_PM_FULL_SLEEP:
		if (set_chip)
			ath5k_hw_reg_write(ah, AR5K_SLEEP_CTL_SLE_SLP,
				AR5K_SLEEP_CTL);

		staid |= AR5K_STA_ID1_PWR_SV;
		break;

	case AR5K_PM_AWAKE:

		staid &= ~AR5K_STA_ID1_PWR_SV;

		if (!set_chip)
			goto commit;

		data = ath5k_hw_reg_read(ah, AR5K_SLEEP_CTL);
Nick Kossifidis's avatar
Nick Kossifidis committed
484
485
486
487

		/* If card is down we 'll get 0xffff... so we
		 * need to clean this up before we write the register
		 */
Nick Kossifidis's avatar
Nick Kossifidis committed
488
489
490
		if (data & 0xffc00000)
			data = 0;
		else
Nick Kossifidis's avatar
Nick Kossifidis committed
491
492
			/* Preserve sleep duration etc */
			data = data & ~AR5K_SLEEP_CTL_SLE;
Nick Kossifidis's avatar
Nick Kossifidis committed
493

Nick Kossifidis's avatar
Nick Kossifidis committed
494
495
		ath5k_hw_reg_write(ah, data | AR5K_SLEEP_CTL_SLE_WAKE,
							AR5K_SLEEP_CTL);
Nick Kossifidis's avatar
Nick Kossifidis committed
496
497
		udelay(15);

Nick Kossifidis's avatar
Nick Kossifidis committed
498
		for (i = 200; i > 0; i--) {
Nick Kossifidis's avatar
Nick Kossifidis committed
499
500
501
502
503
504
			/* Check if the chip did wake up */
			if ((ath5k_hw_reg_read(ah, AR5K_PCICFG) &
					AR5K_PCICFG_SPWR_DN) == 0)
				break;

			/* Wait a bit and retry */
Nick Kossifidis's avatar
Nick Kossifidis committed
505
506
507
			udelay(50);
			ath5k_hw_reg_write(ah, data | AR5K_SLEEP_CTL_SLE_WAKE,
							AR5K_SLEEP_CTL);
Nick Kossifidis's avatar
Nick Kossifidis committed
508
509
510
		}

		/* Fail if the chip didn't wake up */
Nick Kossifidis's avatar
Nick Kossifidis committed
511
		if (i == 0)
Nick Kossifidis's avatar
Nick Kossifidis committed
512
513
514
515
516
517
518
519
520
521
522
523
524
525
			return -EIO;

		break;

	default:
		return -EINVAL;
	}

commit:
	ath5k_hw_reg_write(ah, staid, AR5K_STA_ID1);

	return 0;
}

Nick Kossifidis's avatar
Nick Kossifidis committed
526
527
528
529
530
531
532
533
/*
 * Put device on hold
 *
 * Put MAC and Baseband on warm reset and
 * keep that state (don't clean sleep control
 * register). After this MAC and Baseband are
 * disabled and a full reset is needed to come
 * back. This way we save as much power as possible
Bob Copeland's avatar
Bob Copeland committed
534
 * without putting the card on full sleep.
Nick Kossifidis's avatar
Nick Kossifidis committed
535
536
537
 */
int ath5k_hw_on_hold(struct ath5k_hw *ah)
{
538
	struct pci_dev *pdev = ah->pdev;
Nick Kossifidis's avatar
Nick Kossifidis committed
539
540
541
	u32 bus_flags;
	int ret;

542
543
544
	if (ath5k_get_bus_type(ah) == ATH_AHB)
		return 0;

Nick Kossifidis's avatar
Nick Kossifidis committed
545
546
547
	/* Make sure device is awake */
	ret = ath5k_hw_set_power(ah, AR5K_PM_AWAKE, true, 0);
	if (ret) {
548
		ATH5K_ERR(ah, "failed to wakeup the MAC Chip\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
549
550
551
552
553
554
		return ret;
	}

	/*
	 * Put chipset on warm reset...
	 *
Bob Copeland's avatar
Bob Copeland committed
555
	 * Note: putting PCI core on warm reset on PCI-E cards
Nick Kossifidis's avatar
Nick Kossifidis committed
556
	 * results card to hang and always return 0xffff... so
557
	 * we ignore that flag for PCI-E cards. On PCI cards
Nick Kossifidis's avatar
Nick Kossifidis committed
558
559
	 * this flag gets cleared after 64 PCI clocks.
	 */
Hauke Mehrtens's avatar
Hauke Mehrtens committed
560
	bus_flags = (pdev && pci_is_pcie(pdev)) ? 0 : AR5K_RESET_CTL_PCI;
Nick Kossifidis's avatar
Nick Kossifidis committed
561
562
563
564
565
566
567
568
569
570
571
572

	if (ah->ah_version == AR5K_AR5210) {
		ret = ath5k_hw_nic_reset(ah, AR5K_RESET_CTL_PCU |
			AR5K_RESET_CTL_MAC | AR5K_RESET_CTL_DMA |
			AR5K_RESET_CTL_PHY | AR5K_RESET_CTL_PCI);
			mdelay(2);
	} else {
		ret = ath5k_hw_nic_reset(ah, AR5K_RESET_CTL_PCU |
			AR5K_RESET_CTL_BASEBAND | bus_flags);
	}

	if (ret) {
573
		ATH5K_ERR(ah, "failed to put device on warm reset\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
574
575
576
577
578
579
		return -EIO;
	}

	/* ...wakeup again!*/
	ret = ath5k_hw_set_power(ah, AR5K_PM_AWAKE, true, 0);
	if (ret) {
580
		ATH5K_ERR(ah, "failed to put device on hold\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
581
582
583
584
585
586
		return ret;
	}

	return ret;
}

Nick Kossifidis's avatar
Nick Kossifidis committed
587
/*
Nick Kossifidis's avatar
Nick Kossifidis committed
588
 * Bring up MAC + PHY Chips and program PLL
589
 * Channel is NULL for the initial wakeup.
Nick Kossifidis's avatar
Nick Kossifidis committed
590
 */
591
int ath5k_hw_nic_wakeup(struct ath5k_hw *ah, struct ieee80211_channel *channel)
Nick Kossifidis's avatar
Nick Kossifidis committed
592
{
593
	struct pci_dev *pdev = ah->pdev;
Nick Kossifidis's avatar
Nick Kossifidis committed
594
595
596
597
598
599
600
	u32 turbo, mode, clock, bus_flags;
	int ret;

	turbo = 0;
	mode = 0;
	clock = 0;

601
	if ((ath5k_get_bus_type(ah) != ATH_AHB) || channel) {
602
603
604
		/* Wakeup the device */
		ret = ath5k_hw_set_power(ah, AR5K_PM_AWAKE, true, 0);
		if (ret) {
605
			ATH5K_ERR(ah, "failed to wakeup the MAC Chip\n");
606
607
			return ret;
		}
Nick Kossifidis's avatar
Nick Kossifidis committed
608
609
	}

Nick Kossifidis's avatar
Nick Kossifidis committed
610
611
612
	/*
	 * Put chipset on warm reset...
	 *
Bob Copeland's avatar
Bob Copeland committed
613
	 * Note: putting PCI core on warm reset on PCI-E cards
Nick Kossifidis's avatar
Nick Kossifidis committed
614
	 * results card to hang and always return 0xffff... so
615
	 * we ignore that flag for PCI-E cards. On PCI cards
Nick Kossifidis's avatar
Nick Kossifidis committed
616
617
	 * this flag gets cleared after 64 PCI clocks.
	 */
Hauke Mehrtens's avatar
Hauke Mehrtens committed
618
	bus_flags = (pdev && pci_is_pcie(pdev)) ? 0 : AR5K_RESET_CTL_PCI;
Nick Kossifidis's avatar
Nick Kossifidis committed
619
620
621
622
623
624
625

	if (ah->ah_version == AR5K_AR5210) {
		ret = ath5k_hw_nic_reset(ah, AR5K_RESET_CTL_PCU |
			AR5K_RESET_CTL_MAC | AR5K_RESET_CTL_DMA |
			AR5K_RESET_CTL_PHY | AR5K_RESET_CTL_PCI);
			mdelay(2);
	} else {
626
627
628
629
630
631
		if (ath5k_get_bus_type(ah) == ATH_AHB)
			ret = ath5k_hw_wisoc_reset(ah, AR5K_RESET_CTL_PCU |
				AR5K_RESET_CTL_BASEBAND);
		else
			ret = ath5k_hw_nic_reset(ah, AR5K_RESET_CTL_PCU |
				AR5K_RESET_CTL_BASEBAND | bus_flags);
Nick Kossifidis's avatar
Nick Kossifidis committed
632
633
634
	}

	if (ret) {
635
		ATH5K_ERR(ah, "failed to reset the MAC Chip\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
636
637
638
639
640
641
		return -EIO;
	}

	/* ...wakeup again!...*/
	ret = ath5k_hw_set_power(ah, AR5K_PM_AWAKE, true, 0);
	if (ret) {
642
		ATH5K_ERR(ah, "failed to resume the MAC Chip\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
643
644
645
		return ret;
	}

646
	/* ...reset configuration register on Wisoc ...
647
648
649
650
651
652
653
654
	 * ...clear reset control register and pull device out of
	 * warm reset on others */
	if (ath5k_get_bus_type(ah) == ATH_AHB)
		ret = ath5k_hw_wisoc_reset(ah, 0);
	else
		ret = ath5k_hw_nic_reset(ah, 0);

	if (ret) {
655
		ATH5K_ERR(ah, "failed to warm reset the MAC Chip\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
656
657
658
659
660
		return -EIO;
	}

	/* On initialization skip PLL programming since we don't have
	 * a channel / mode set yet */
661
	if (!channel)
Nick Kossifidis's avatar
Nick Kossifidis committed
662
663
		return 0;

Nick Kossifidis's avatar
Nick Kossifidis committed
664
665
666
667
668
669
670
671
672
673
674
675
676
	if (ah->ah_version != AR5K_AR5210) {
		/*
		 * Get channel mode flags
		 */

		if (ah->ah_radio >= AR5K_RF5112) {
			mode = AR5K_PHY_MODE_RAD_RF5112;
			clock = AR5K_PHY_PLL_RF5112;
		} else {
			mode = AR5K_PHY_MODE_RAD_RF5111;	/*Zero*/
			clock = AR5K_PHY_PLL_RF5111;		/*Zero*/
		}

677
		if (channel->band == IEEE80211_BAND_2GHZ) {
Nick Kossifidis's avatar
Nick Kossifidis committed
678
679
680
			mode |= AR5K_PHY_MODE_FREQ_2GHZ;
			clock |= AR5K_PHY_PLL_44MHZ;

681
			if (channel->hw_value == AR5K_MODE_11B) {
Nick Kossifidis's avatar
Nick Kossifidis committed
682
				mode |= AR5K_PHY_MODE_MOD_CCK;
683
			} else {
Nick Kossifidis's avatar
Nick Kossifidis committed
684
685
686
687
688
				/* XXX Dynamic OFDM/CCK is not supported by the
				 * AR5211 so we set MOD_OFDM for plain g (no
				 * CCK headers) operation. We need to test
				 * this, 5211 might support ofdm-only g after
				 * all, there are also initial register values
689
690
				 * in the code for g mode (see initvals.c).
				 */
Nick Kossifidis's avatar
Nick Kossifidis committed
691
692
693
694
695
				if (ah->ah_version == AR5K_AR5211)
					mode |= AR5K_PHY_MODE_MOD_OFDM;
				else
					mode |= AR5K_PHY_MODE_MOD_DYN;
			}
696
697
698
		} else if (channel->band == IEEE80211_BAND_5GHZ) {
			mode |= (AR5K_PHY_MODE_FREQ_5GHZ |
				 AR5K_PHY_MODE_MOD_OFDM);
Nick Kossifidis's avatar
Nick Kossifidis committed
699

700
			/* Different PLL setting for 5413 */
Nick Kossifidis's avatar
Nick Kossifidis committed
701
			if (ah->ah_radio == AR5K_RF5413)
Pavel Roskin's avatar
Pavel Roskin committed
702
				clock = AR5K_PHY_PLL_40MHZ_5413;
Nick Kossifidis's avatar
Nick Kossifidis committed
703
704
			else
				clock |= AR5K_PHY_PLL_40MHZ;
Nick Kossifidis's avatar
Nick Kossifidis committed
705
		} else {
706
			ATH5K_ERR(ah, "invalid radio frequency mode\n");
Nick Kossifidis's avatar
Nick Kossifidis committed
707
708
709
			return -EINVAL;
		}

710
711
		/*XXX: Can bwmode be used with dynamic mode ?
		 * (I don't think it supports 44MHz) */
712
		/* On 2425 initvals TURBO_SHORT is not present */
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
		if (ah->ah_bwmode == AR5K_BWMODE_40MHZ) {
			turbo = AR5K_PHY_TURBO_MODE |
				(ah->ah_radio == AR5K_RF2425) ? 0 :
				AR5K_PHY_TURBO_SHORT;
		} else if (ah->ah_bwmode != AR5K_BWMODE_DEFAULT) {
			if (ah->ah_radio == AR5K_RF5413) {
				mode |= (ah->ah_bwmode == AR5K_BWMODE_10MHZ) ?
					AR5K_PHY_MODE_HALF_RATE :
					AR5K_PHY_MODE_QUARTER_RATE;
			} else if (ah->ah_version == AR5K_AR5212) {
				clock |= (ah->ah_bwmode == AR5K_BWMODE_10MHZ) ?
					AR5K_PHY_PLL_HALF_RATE :
					AR5K_PHY_PLL_QUARTER_RATE;
			}
		}

Nick Kossifidis's avatar
Nick Kossifidis committed
729
730
731
	} else { /* Reset the device */

		/* ...enable Atheros turbo mode if requested */
732
		if (ah->ah_bwmode == AR5K_BWMODE_40MHZ)
Nick Kossifidis's avatar
Nick Kossifidis committed
733
734
735
736
737
738
			ath5k_hw_reg_write(ah, AR5K_PHY_TURBO_MODE,
					AR5K_PHY_TURBO);
	}

	if (ah->ah_version != AR5K_AR5210) {

Nick Kossifidis's avatar
Nick Kossifidis committed
739
740
741
742
743
744
745
		/* ...update PLL if needed */
		if (ath5k_hw_reg_read(ah, AR5K_PHY_PLL) != clock) {
			ath5k_hw_reg_write(ah, clock, AR5K_PHY_PLL);
			udelay(300);
		}

		/* ...set the PHY operating mode */
Nick Kossifidis's avatar
Nick Kossifidis committed
746
747
748
749
750
751
752
		ath5k_hw_reg_write(ah, mode, AR5K_PHY_MODE);
		ath5k_hw_reg_write(ah, turbo, AR5K_PHY_TURBO);
	}

	return 0;
}

Nick Kossifidis's avatar
Nick Kossifidis committed
753

754
755
756
/**************************************\
* Post-initvals register modifications *
\**************************************/
Nick Kossifidis's avatar
Nick Kossifidis committed
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798

/* TODO: Half/Quarter rate */
static void ath5k_hw_tweak_initval_settings(struct ath5k_hw *ah,
				struct ieee80211_channel *channel)
{
	if (ah->ah_version == AR5K_AR5212 &&
	    ah->ah_phy_revision >= AR5K_SREV_PHY_5212A) {

		/* Setup ADC control */
		ath5k_hw_reg_write(ah,
				(AR5K_REG_SM(2,
				AR5K_PHY_ADC_CTL_INBUFGAIN_OFF) |
				AR5K_REG_SM(2,
				AR5K_PHY_ADC_CTL_INBUFGAIN_ON) |
				AR5K_PHY_ADC_CTL_PWD_DAC_OFF |
				AR5K_PHY_ADC_CTL_PWD_ADC_OFF),
				AR5K_PHY_ADC_CTL);



		/* Disable barker RSSI threshold */
		AR5K_REG_DISABLE_BITS(ah, AR5K_PHY_DAG_CCK_CTL,
				AR5K_PHY_DAG_CCK_CTL_EN_RSSI_THR);

		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_DAG_CCK_CTL,
			AR5K_PHY_DAG_CCK_CTL_RSSI_THR, 2);

		/* Set the mute mask */
		ath5k_hw_reg_write(ah, 0x0000000f, AR5K_SEQ_MASK);
	}

	/* Clear PHY_BLUETOOTH to allow RX_CLEAR line debug */
	if (ah->ah_phy_revision >= AR5K_SREV_PHY_5212B)
		ath5k_hw_reg_write(ah, 0, AR5K_PHY_BLUETOOTH);

	/* Enable DCU double buffering */
	if (ah->ah_phy_revision > AR5K_SREV_PHY_5212B)
		AR5K_REG_DISABLE_BITS(ah, AR5K_TXCFG,
				AR5K_TXCFG_DCU_DBL_BUF_DIS);

	/* Set fast ADC */
	if ((ah->ah_radio == AR5K_RF5413) ||
799
800
		(ah->ah_radio == AR5K_RF2317) ||
		(ah->ah_mac_version == (AR5K_SREV_AR2417 >> 4))) {
Nick Kossifidis's avatar
Nick Kossifidis committed
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
		u32 fast_adc = true;

		if (channel->center_freq == 2462 ||
		channel->center_freq == 2467)
			fast_adc = 0;

		/* Only update if needed */
		if (ath5k_hw_reg_read(ah, AR5K_PHY_FAST_ADC) != fast_adc)
				ath5k_hw_reg_write(ah, fast_adc,
						AR5K_PHY_FAST_ADC);
	}

	/* Fix for first revision of the RF5112 RF chipset */
	if (ah->ah_radio == AR5K_RF5112 &&
			ah->ah_radio_5ghz_revision <
			AR5K_SREV_RAD_5112A) {
		u32 data;
		ath5k_hw_reg_write(ah, AR5K_PHY_CCKTXCTL_WORLD,
				AR5K_PHY_CCKTXCTL);
820
		if (channel->band == IEEE80211_BAND_5GHZ)
Nick Kossifidis's avatar
Nick Kossifidis committed
821
822
823
824
825
826
			data = 0xffb81020;
		else
			data = 0xffb80d20;
		ath5k_hw_reg_write(ah, data, AR5K_PHY_FRAME_CTL);
	}

827
	if (ah->ah_mac_srev < AR5K_SREV_AR5211) {
Nick Kossifidis's avatar
Nick Kossifidis committed
828
829
830
		/* Clear QCU/DCU clock gating register */
		ath5k_hw_reg_write(ah, 0, AR5K_QCUDCU_CLKGT);
		/* Set DAC/ADC delays */
831
832
		ath5k_hw_reg_write(ah, AR5K_PHY_SCAL_32MHZ_5311,
						AR5K_PHY_SCAL);
Nick Kossifidis's avatar
Nick Kossifidis committed
833
834
835
836
		/* Enable PCU FIFO corruption ECO */
		AR5K_REG_ENABLE_BITS(ah, AR5K_DIAG_SW_5211,
					AR5K_DIAG_SW_ECO_ENABLE);
	}
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875

	if (ah->ah_bwmode) {
		/* Increase PHY switch and AGC settling time
		 * on turbo mode (ath5k_hw_commit_eeprom_settings
		 * will override settling time if available) */
		if (ah->ah_bwmode == AR5K_BWMODE_40MHZ) {

			AR5K_REG_WRITE_BITS(ah, AR5K_PHY_SETTLING,
						AR5K_PHY_SETTLING_AGC,
						AR5K_AGC_SETTLING_TURBO);

			/* XXX: Initvals indicate we only increase
			 * switch time on AR5212, 5211 and 5210
			 * only change agc time (bug?) */
			if (ah->ah_version == AR5K_AR5212)
				AR5K_REG_WRITE_BITS(ah, AR5K_PHY_SETTLING,
						AR5K_PHY_SETTLING_SWITCH,
						AR5K_SWITCH_SETTLING_TURBO);

			if (ah->ah_version == AR5K_AR5210) {
				/* Set Frame Control Register */
				ath5k_hw_reg_write(ah,
					(AR5K_PHY_FRAME_CTL_INI |
					AR5K_PHY_TURBO_MODE |
					AR5K_PHY_TURBO_SHORT | 0x2020),
					AR5K_PHY_FRAME_CTL_5210);
			}
		/* On 5413 PHY force window length for half/quarter rate*/
		} else if ((ah->ah_mac_srev >= AR5K_SREV_AR5424) &&
		(ah->ah_mac_srev <= AR5K_SREV_AR5414)) {
			AR5K_REG_WRITE_BITS(ah, AR5K_PHY_FRAME_CTL_5211,
						AR5K_PHY_FRAME_CTL_WIN_LEN,
						3);
		}
	} else if (ah->ah_version == AR5K_AR5210) {
		/* Set Frame Control Register for normal operation */
		ath5k_hw_reg_write(ah, (AR5K_PHY_FRAME_CTL_INI | 0x1020),
						AR5K_PHY_FRAME_CTL_5210);
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
876
877
878
}

static void ath5k_hw_commit_eeprom_settings(struct ath5k_hw *ah,
879
		struct ieee80211_channel *channel)
Nick Kossifidis's avatar
Nick Kossifidis committed
880
881
{
	struct ath5k_eeprom_info *ee = &ah->ah_capabilities.cap_eeprom;
882
	s16 cck_ofdm_pwr_delta;
883
	u8 ee_mode;
Nick Kossifidis's avatar
Nick Kossifidis committed
884

885
886
887
888
	/* TODO: Add support for AR5210 EEPROM */
	if (ah->ah_version == AR5K_AR5210)
		return;

889
890
	ee_mode = ath5k_eeprom_mode_from_channel(channel);

891
892
893
894
895
896
897
898
	/* Adjust power delta for channel 14 */
	if (channel->center_freq == 2484)
		cck_ofdm_pwr_delta =
			((ee->ee_cck_ofdm_power_delta -
			ee->ee_scaled_cck_delta) * 2) / 10;
	else
		cck_ofdm_pwr_delta =
			(ee->ee_cck_ofdm_power_delta * 2) / 10;
Nick Kossifidis's avatar
Nick Kossifidis committed
899

900
901
902
	/* Set CCK to OFDM power delta on tx power
	 * adjustment register */
	if (ah->ah_phy_revision >= AR5K_SREV_PHY_5212A) {
903
		if (channel->hw_value == AR5K_MODE_11G)
Nick Kossifidis's avatar
Nick Kossifidis committed
904
			ath5k_hw_reg_write(ah,
905
			AR5K_REG_SM((ee->ee_cck_ofdm_gain_delta * -1),
Nick Kossifidis's avatar
Nick Kossifidis committed
906
907
908
909
910
911
				AR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA) |
			AR5K_REG_SM((cck_ofdm_pwr_delta * -1),
				AR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX),
				AR5K_PHY_TX_PWR_ADJ);
		else
			ath5k_hw_reg_write(ah, 0, AR5K_PHY_TX_PWR_ADJ);
912
913
914
915
916
917
	} else {
		/* For older revs we scale power on sw during tx power
		 * setup */
		ah->ah_txpower.txp_cck_ofdm_pwr_delta = cck_ofdm_pwr_delta;
		ah->ah_txpower.txp_cck_ofdm_gainf_delta =
						ee->ee_cck_ofdm_gain_delta;
Nick Kossifidis's avatar
Nick Kossifidis committed
918
919
	}

920
921
922
	/* XXX: necessary here? is called from ath5k_hw_set_antenna_mode()
	 * too */
	ath5k_hw_set_antenna_switch(ah, ee_mode);
Nick Kossifidis's avatar
Nick Kossifidis committed
923
924
925
926
927
928

	/* Noise floor threshold */
	ath5k_hw_reg_write(ah,
		AR5K_PHY_NF_SVAL(ee->ee_noise_floor_thr[ee_mode]),
		AR5K_PHY_NFTHRES);

929
	if ((ah->ah_bwmode == AR5K_BWMODE_40MHZ) &&
Nick Kossifidis's avatar
Nick Kossifidis committed
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
	(ah->ah_ee_version >= AR5K_EEPROM_VERSION_5_0)) {
		/* Switch settling time (Turbo) */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_SETTLING,
				AR5K_PHY_SETTLING_SWITCH,
				ee->ee_switch_settling_turbo[ee_mode]);

		/* Tx/Rx attenuation (Turbo) */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_GAIN,
				AR5K_PHY_GAIN_TXRX_ATTEN,
				ee->ee_atn_tx_rx_turbo[ee_mode]);

		/* ADC/PGA desired size (Turbo) */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_DESIRED_SIZE,
				AR5K_PHY_DESIRED_SIZE_ADC,
				ee->ee_adc_desired_size_turbo[ee_mode]);

		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_DESIRED_SIZE,
				AR5K_PHY_DESIRED_SIZE_PGA,
				ee->ee_pga_desired_size_turbo[ee_mode]);

		/* Tx/Rx margin (Turbo) */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_GAIN_2GHZ,
				AR5K_PHY_GAIN_2GHZ_MARGIN_TXRX,
				ee->ee_margin_tx_rx_turbo[ee_mode]);

	} else {
		/* Switch settling time */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_SETTLING,
				AR5K_PHY_SETTLING_SWITCH,
				ee->ee_switch_settling[ee_mode]);

		/* Tx/Rx attenuation */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_GAIN,
				AR5K_PHY_GAIN_TXRX_ATTEN,
				ee->ee_atn_tx_rx[ee_mode]);

		/* ADC/PGA desired size */
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_DESIRED_SIZE,
				AR5K_PHY_DESIRED_SIZE_ADC,
				ee->ee_adc_desired_size[ee_mode]);

		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_DESIRED_SIZE,
				AR5K_PHY_DESIRED_SIZE_PGA,
				ee->ee_pga_desired_size[ee_mode]);

		/* Tx/Rx margin */
		if (ah->ah_ee_version >= AR5K_EEPROM_VERSION_4_1)
			AR5K_REG_WRITE_BITS(ah, AR5K_PHY_GAIN_2GHZ,
				AR5K_PHY_GAIN_2GHZ_MARGIN_TXRX,
				ee->ee_margin_tx_rx[ee_mode]);
	}

	/* XPA delays */
	ath5k_hw_reg_write(ah,
		(ee->ee_tx_end2xpa_disable[ee_mode] << 24) |
		(ee->ee_tx_end2xpa_disable[ee_mode] << 16) |
		(ee->ee_tx_frm2xpa_enable[ee_mode] << 8) |
		(ee->ee_tx_frm2xpa_enable[ee_mode]), AR5K_PHY_RF_CTL4);

	/* XLNA delay */
	AR5K_REG_WRITE_BITS(ah, AR5K_PHY_RF_CTL3,
			AR5K_PHY_RF_CTL3_TXE2XLNA_ON,
			ee->ee_tx_end2xlna_enable[ee_mode]);

	/* Thresh64 (ANI) */
	AR5K_REG_WRITE_BITS(ah, AR5K_PHY_NF,
			AR5K_PHY_NF_THRESH62,
			ee->ee_thr_62[ee_mode]);

	/* False detect backoff for channels
	 * that have spur noise. Write the new
	 * cyclic power RSSI threshold. */
	if (ath5k_hw_chan_has_spur_noise(ah, channel))
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_OFDM_SELFCORR,
				AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1,
				AR5K_INIT_CYCRSSI_THR1 +
				ee->ee_false_detect[ee_mode]);
	else
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_OFDM_SELFCORR,
				AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1,
				AR5K_INIT_CYCRSSI_THR1);

1012
1013
1014
1015
1016
1017
1018
1019
1020
	/* I/Q correction (set enable bit last to match HAL sources) */
	/* TODO: Per channel i/q infos ? */
	if (ah->ah_ee_version >= AR5K_EEPROM_VERSION_4_0) {
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_IQ, AR5K_PHY_IQ_CORR_Q_I_COFF,
			    ee->ee_i_cal[ee_mode]);
		AR5K_REG_WRITE_BITS(ah, AR5K_PHY_IQ, AR5K_PHY_IQ_CORR_Q_Q_COFF,
			    ee->ee_q_cal[ee_mode]);
		AR5K_REG_ENABLE_BITS(ah, AR5K_PHY_IQ, AR5K_PHY_IQ_CORR_ENABLE);
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
1021
1022
1023
1024
1025
1026

	/* Heavy clipping -disable for now */
	if (ah->ah_ee_version >= AR5K_EEPROM_VERSION_5_1)
		ath5k_hw_reg_write(ah, 0, AR5K_PHY_HEAVY_CLIP_ENABLE);
}

1027
1028
1029
1030
1031

/*********************\
* Main reset function *
\*********************/

1032
int ath5k_hw_reset(struct ath5k_hw *ah, enum nl80211_iftype op_mode,
1033
		struct ieee80211_channel *channel, bool fast, bool skip_pcu)
Nick Kossifidis's avatar
Nick Kossifidis committed
1034
{
1035
	u32 s_seq[10], s_led[3], tsf_up, tsf_lo;
1036
	u8 mode;
Nick Kossifidis's avatar
Nick Kossifidis committed
1037
	int i, ret;
Nick Kossifidis's avatar
Nick Kossifidis committed
1038

Nick Kossifidis's avatar
Nick Kossifidis committed
1039
1040
	tsf_up = 0;
	tsf_lo = 0;
Nick Kossifidis's avatar
Nick Kossifidis committed
1041
1042
	mode = 0;

1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
	/*
	 * Sanity check for fast flag
	 * Fast channel change only available
	 * on AR2413/AR5413.
	 */
	if (fast && (ah->ah_radio != AR5K_RF2413) &&
	(ah->ah_radio != AR5K_RF5413))
		fast = 0;

	/* Disable sleep clock operation
	 * to avoid register access delay on certain
	 * PHY registers */
	if (ah->ah_version == AR5K_AR5212)
		ath5k_hw_set_sleep_clock(ah, false);
1057

Nick Kossifidis's avatar
Nick Kossifidis committed
1058
1059
1060
1061
1062
	/*
	 * Stop PCU
	 */
	ath5k_hw_stop_rx_pcu(ah);

1063
1064
1065
1066
1067
1068
	/*
	 * Stop DMA
	 *
	 * Note: If DMA didn't stop continue
	 * since only a reset will fix it.
	 */
1069
1070
1071
1072
1073
	ret = ath5k_hw_dma_stop(ah);

	/* RF Bus grant won't work if we have pending
	 * frames */
	if (ret && fast) {
1074
		ATH5K_DBG(ah, ATH5K_DEBUG_RESET,
1075
1076
1077
1078
1079
1080
			"DMA didn't stop, falling back to normal reset\n");
		fast = 0;
		/* Non fatal, just continue with
		 * normal reset */
		ret = 0;
	}
1081

1082
1083
1084
	mode = channel->hw_value;
	switch (mode) {
	case AR5K_MODE_11A:
1085
		break;
1086
	case AR5K_MODE_11G:
1087
		if (ah->ah_version <= AR5K_AR5211) {
1088
			ATH5K_ERR(ah,
1089
				"G mode not available on 5210/5211");
Nick Kossifidis's avatar
Nick Kossifidis committed
1090
1091
			return -EINVAL;
		}
1092
		break;
1093
	case AR5K_MODE_11B:
1094
		if (ah->ah_version < AR5K_AR5211) {
1095
			ATH5K_ERR(ah,
1096
1097
1098
1099
1100
				"B mode not available on 5210");
			return -EINVAL;
		}
		break;
	default:
1101
		ATH5K_ERR(ah,
1102
1103
1104
			"invalid channel: %d\n", channel->center_freq);
		return -EINVAL;
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
1105

1106
1107
1108
1109
1110
	/*
	 * If driver requested fast channel change and DMA has stopped
	 * go on. If it fails continue with a normal reset.
	 */
	if (fast) {
1111
		ret = ath5k_hw_phy_init(ah, channel, mode, true);
1112
		if (ret) {
1113
			ATH5K_DBG(ah, ATH5K_DEBUG_RESET,
1114
1115
1116
1117
				"fast chan change failed, falling back to normal reset\n");
			/* Non fatal, can happen eg.
			 * on mode change */
			ret = 0;
1118
		} else {
1119
			ATH5K_DBG(ah, ATH5K_DEBUG_RESET,
1120
				"fast chan change successful\n");
1121
			return 0;
1122
		}
1123
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
1124

1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
	/*
	 * Save some registers before a reset
	 */
	if (ah->ah_version != AR5K_AR5210) {
		/*
		 * Save frame sequence count
		 * For revs. after Oahu, only save
		 * seq num for DCU 0 (Global seq num)
		 */
		if (ah->ah_mac_srev < AR5K_SREV_AR5211) {

			for (i = 0; i < 10; i++)
				s_seq[i] = ath5k_hw_reg_read(ah,
					AR5K_QUEUE_DCU_SEQNUM(i));

		} else {
			s_seq[0] = ath5k_hw_reg_read(ah,
					AR5K_QUEUE_DCU_SEQNUM(0));
		}

		/* TSF accelerates on AR5211 during reset
		 * As a workaround save it here and restore
		 * it later so that it's back in time after
		 * reset. This way it'll get re-synced on the
		 * next beacon without breaking ad-hoc.
		 *
		 * On AR5212 TSF is almost preserved across a
		 * reset so it stays back in time anyway and
		 * we don't have to save/restore it.
		 *
		 * XXX: Since this breaks power saving we have
		 * to disable power saving until we receive the
		 * next beacon, so we can resync beacon timers */
		if (ah->ah_version == AR5K_AR5211) {
			tsf_up = ath5k_hw_reg_read(ah, AR5K_TSF_U32);
			tsf_lo = ath5k_hw_reg_read(ah, AR5K_TSF_L32);
Nick Kossifidis's avatar
Nick Kossifidis committed
1161
		}
Nick Kossifidis's avatar
Nick Kossifidis committed
1162
1163
	}

1164

Nick Kossifidis's avatar
Nick Kossifidis committed
1165
1166
1167
1168
1169
1170
1171
	/*GPIOs*/
	s_led[0] = ath5k_hw_reg_read(ah, AR5K_PCICFG) &
					AR5K_PCICFG_LEDSTATE;
	s_led[1] = ath5k_hw_reg_read(ah, AR5K_GPIOCR);
	s_led[2] = ath5k_hw_reg_read(ah, AR5K_GPIODO);


1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
	/*
	 * Since we are going to write rf buffer
	 * check if we have any pending gain_F
	 * optimization settings
	 */
	if (ah->ah_version == AR5K_AR5212 &&
	(ah->ah_radio <= AR5K_RF5112)) {
		if (!fast && ah->ah_rf_banks != NULL)
				ath5k_hw_gainf_calibrate(ah);
	}

Nick Kossifidis's avatar
Nick Kossifidis committed
1183
	/* Wakeup the device */
1184
	ret = ath5k_hw_nic_wakeup(ah, channel);
Nick Kossifidis's avatar
Nick Kossifidis committed
1185
1186
1187
	if (ret)
		return ret;

Nick Kossifidis's avatar
Nick Kossifidis committed
1188
	/* PHY access enable */
Nick Kossifidis's avatar
Nick Kossifidis committed
1189
1190
1191
1192
1193
	if (ah->ah_mac_srev >= AR5K_SREV_AR5211)
		ath5k_hw_reg_write(ah, AR5K_PHY_SHIFT_5GHZ, AR5K_PHY(0));
	else
		ath5k_hw_reg_write(ah, AR5K_PHY_SHIFT_5GHZ | 0x40,
							AR5K_PHY(0));
Nick Kossifidis's avatar
Nick Kossifidis committed
1194

Nick Kossifidis's avatar
Nick Kossifidis committed
1195
	/* Write initial settings */
1196
	ret = ath5k_hw_write_initvals(ah, mode, skip_pcu);
Nick Kossifidis's avatar
Nick Kossifidis committed
1197
1198
1199
	if (ret)
		return ret;

1200
1201
1202
	/* Initialize core clock settings */
	ath5k_hw_init_core_clock(ah);

Nick Kossifidis's avatar
Nick Kossifidis committed
1203
	/*
1204
1205
1206
	 * Tweak initval settings for revised
	 * chipsets and add some more config
	 * bits
Nick Kossifidis's avatar
Nick Kossifidis committed
1207
	 */
1208
	ath5k_hw_tweak_initval_settings(ah, channel);
1209

1210
	/* Commit values from EEPROM */
1211
	ath5k_hw_commit_eeprom_settings(ah, channel);
1212

Nick Kossifidis's avatar
Nick Kossifidis committed
1213
1214
1215
1216

	/*
	 * Restore saved values
	 */
Nick Kossifidis's avatar
Nick Kossifidis committed
1217

1218
	/* Seqnum, TSF */
Nick Kossifidis's avatar
Nick Kossifidis committed
1219
	if (ah->ah_version != AR5K_AR5210) {
1220
1221
1222
1223
1224
1225
1226
1227
		if (ah->ah_mac_srev < AR5K_SREV_AR5211) {
			for (i = 0; i < 10; i++)
				ath5k_hw_reg_write(ah, s_seq[i],
					AR5K_QUEUE_DCU_SEQNUM(i));
		} else {
			ath5k_hw_reg_write(ah, s_seq[0],
				AR5K_QUEUE_DCU_SEQNUM(0));
		}
Nick Kossifidis's avatar
Nick Kossifidis committed
1228

1229
1230
1231
		if (ah->ah_version == AR5K_AR5211) {
			ath5k_hw_reg_write(ah, tsf_up, AR5K_TSF_U32);
			ath5k_hw_reg_write(ah, tsf_lo, AR5K_TSF_L32);
Nick Kossifidis's avatar
Nick Kossifidis committed
1232
		}
Nick Kossifidis's avatar
Nick Kossifidis committed
1233
	}
Nick Kossifidis's avatar
Nick Kossifidis committed
1234
1235

	/* Ledstate */
Nick Kossifidis's avatar
Nick Kossifidis committed
1236
	AR5K_REG_ENABLE_BITS(ah, AR5K_PCICFG, s_led[0]);
Nick Kossifidis's avatar
Nick Kossifidis committed
1237
1238

	/* Gpio settings */
Nick Kossifidis's avatar
Nick Kossifidis committed
1239
1240
1241
1242
	ath5k_hw_reg_write(ah, s_led[1], AR5K_GPIOCR);
	ath5k_hw_reg_write(ah, s_led[2], AR5K_GPIODO);

	/*
1243
	 * Initialize PCU
Nick Kossifidis's avatar
Nick Kossifidis committed
1244
	 */
1245
	ath5k_hw_pcu_init(ah, op_mode, mode);
Nick Kossifidis's avatar
Nick Kossifidis committed
1246

Nick Kossifidis's avatar
Nick Kossifidis committed
1247
	/*
1248
	 * Initialize PHY
Nick Kossifidis's avatar
Nick Kossifidis committed
1249
	 */
1250
	ret = ath5k_hw_phy_init(ah, channel, mode, false);
1251
	if (ret) {
1252
		ATH5K_ERR(ah,
1253
			"failed to initialize PHY (%i) !\n", ret);
Nick Kossifidis's avatar
Nick Kossifidis committed
1254
		return ret;
Nick Kossifidis's avatar
Nick Kossifidis committed
1255
1256
	}

Nick Kossifidis's avatar
Nick Kossifidis committed
1257
1258
1259
	/*
	 * Configure QCUs/DCUs
	 */
1260
1261
1262
	ret = ath5k_hw_init_queues(ah);
	if (ret)
		return ret;
Nick Kossifidis's avatar
Nick Kossifidis committed
1263
1264
1265


	/*
1266
	 * Initialize DMA/Interrupts
Nick Kossifidis's avatar
Nick Kossifidis committed
1267
	 */
1268
	ath5k_hw_dma_init(ah);
Nick Kossifidis's avatar
Nick Kossifidis committed
1269

Nick Kossifidis's avatar
Nick Kossifidis committed
1270

1271
1272
	/*
	 * Enable 32KHz clock function for AR5212+ chips
Nick Kossifidis's avatar
Nick Kossifidis committed
1273
1274
	 * Set clocks to 32KHz operation and use an
	 * external 32KHz crystal when sleeping if one
1275
1276
1277
1278
1279
1280
	 * exists.
	 * Disabled by default because it is also disabled in
	 * other drivers and it is known to cause stability
	 * issues on some devices
	 */
	if (ah->ah_use_32khz_clock && ah->ah_version == AR5K_AR5212 &&
1281
	    op_mode != NL80211_IFTYPE_AP)
1282
		ath5k_hw_set_sleep_clock(ah, true);
Nick Kossifidis's avatar
Nick Kossifidis committed
1283
1284

	/*
Bruno Randolf's avatar
Bruno Randolf committed
1285
	 * Disable beacons and reset the TSF
Nick Kossifidis's avatar
Nick Kossifidis committed
1286
	 */
Bruno Randolf's avatar
Bruno Randolf committed
1287
1288
	AR5K_REG_DISABLE_BITS(ah, AR5K_BEACON, AR5K_BEACON_ENABLE);
	ath5k_hw_reset_tsf(ah);
Nick Kossifidis's avatar
Nick Kossifidis committed
1289
1290
	return 0;
}