hda_intel.c 71.1 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
/*
 *
3
4
 *  hda_intel.c - Implementation of primary alsa driver code base
 *                for Intel HD Audio.
Linus Torvalds's avatar
Linus Torvalds committed
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
 *
 *  Copyright(c) 2004 Intel Corporation. All rights reserved.
 *
 *  Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
 *                     PeiSen Hou <pshou@realtek.com.tw>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License as published by the Free
 *  Software Foundation; either version 2 of the License, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 *  more details.
 *
 *  You should have received a copy of the GNU General Public License along with
 *  this program; if not, write to the Free Software Foundation, Inc., 59
 *  Temple Place - Suite 330, Boston, MA  02111-1307, USA.
 *
 *  CONTACTS:
 *
 *  Matt Jared		matt.jared@intel.com
 *  Andy Kopp		andy.kopp@intel.com
 *  Dan Kogan		dan.d.kogan@intel.com
 *
 *  CHANGES:
 *
 *  2004.12.01	Major rewrite by tiwai, merged the work of pshou
 * 
 */

#include <asm/io.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
40
#include <linux/kernel.h>
Linus Torvalds's avatar
Linus Torvalds committed
41
#include <linux/module.h>
42
#include <linux/dma-mapping.h>
Linus Torvalds's avatar
Linus Torvalds committed
43
44
45
46
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/pci.h>
47
#include <linux/mutex.h>
Takashi Iwai's avatar
Takashi Iwai committed
48
#include <linux/reboot.h>
Linus Torvalds's avatar
Linus Torvalds committed
49
50
51
52
53
#include <sound/core.h>
#include <sound/initval.h>
#include "hda_codec.h"


54
55
56
57
58
static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
static char *model[SNDRV_CARDS];
static int position_fix[SNDRV_CARDS];
59
static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
60
static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
61
static int probe_only[SNDRV_CARDS];
62
static int single_cmd;
63
static int enable_msi;
64
65
66
#ifdef CONFIG_SND_HDA_PATCH_LOADER
static char *patch[SNDRV_CARDS];
#endif
Linus Torvalds's avatar
Linus Torvalds committed
67

68
module_param_array(index, int, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
69
MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
70
module_param_array(id, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
71
MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
72
73
74
module_param_array(enable, bool, NULL, 0444);
MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
module_param_array(model, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
75
MODULE_PARM_DESC(model, "Use the given board model.");
76
module_param_array(position_fix, int, NULL, 0444);
77
MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
78
		 "(0 = auto, 1 = none, 2 = POSBUF).");
79
80
module_param_array(bdl_pos_adj, int, NULL, 0644);
MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
81
module_param_array(probe_mask, int, NULL, 0444);
82
MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
83
84
module_param_array(probe_only, bool, NULL, 0444);
MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
85
module_param(single_cmd, bool, 0444);
86
87
MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
		 "(for debugging only).");
88
module_param(enable_msi, int, 0444);
89
MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
90
91
92
93
#ifdef CONFIG_SND_HDA_PATCH_LOADER
module_param_array(patch, charp, NULL, 0444);
MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
#endif
94

95
#ifdef CONFIG_SND_HDA_POWER_SAVE
96
97
98
99
static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
module_param(power_save, int, 0644);
MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
		 "(in second, 0 = disable).");
Linus Torvalds's avatar
Linus Torvalds committed
100

101
102
103
104
105
106
107
108
109
/* reset the HD-audio controller in power save mode.
 * this may give more power-saving, but will take longer time to
 * wake up.
 */
static int power_save_controller = 1;
module_param(power_save_controller, bool, 0644);
MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
#endif

Linus Torvalds's avatar
Linus Torvalds committed
110
111
112
MODULE_LICENSE("GPL");
MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
			 "{Intel, ICH6M},"
113
			 "{Intel, ICH7},"
114
			 "{Intel, ESB2},"
115
			 "{Intel, ICH8},"
116
			 "{Intel, ICH9},"
117
			 "{Intel, ICH10},"
118
			 "{Intel, PCH},"
119
			 "{Intel, SCH},"
120
			 "{ATI, SB450},"
121
			 "{ATI, SB600},"
122
			 "{ATI, RS600},"
123
			 "{ATI, RS690},"
124
125
			 "{ATI, RS780},"
			 "{ATI, R600},"
126
127
			 "{ATI, RV630},"
			 "{ATI, RV610},"
128
129
130
131
			 "{ATI, RV670},"
			 "{ATI, RV635},"
			 "{ATI, RV620},"
			 "{ATI, RV770},"
132
			 "{VIA, VT8251},"
133
			 "{VIA, VT8237A},"
134
135
			 "{SiS, SIS966},"
			 "{ULI, M5461}}");
Linus Torvalds's avatar
Linus Torvalds committed
136
137
MODULE_DESCRIPTION("Intel HDA driver");

138
139
140
#ifdef CONFIG_SND_VERBOSE_PRINTK
#define SFX	/* nop */
#else
Linus Torvalds's avatar
Linus Torvalds committed
141
#define SFX	"hda-intel: "
142
#endif
143

Linus Torvalds's avatar
Linus Torvalds committed
144
145
146
147
/*
 * registers
 */
#define ICH6_REG_GCAP			0x00
148
149
150
151
152
#define   ICH6_GCAP_64OK	(1 << 0)   /* 64bit address support */
#define   ICH6_GCAP_NSDO	(3 << 1)   /* # of serial data out signals */
#define   ICH6_GCAP_BSS		(31 << 3)  /* # of bidirectional streams */
#define   ICH6_GCAP_ISS		(15 << 8)  /* # of input streams */
#define   ICH6_GCAP_OSS		(15 << 12) /* # of output streams */
Linus Torvalds's avatar
Linus Torvalds committed
153
154
155
156
157
#define ICH6_REG_VMIN			0x02
#define ICH6_REG_VMAJ			0x03
#define ICH6_REG_OUTPAY			0x04
#define ICH6_REG_INPAY			0x06
#define ICH6_REG_GCTL			0x08
158
#define   ICH6_GCTL_RESET	(1 << 0)   /* controller reset */
159
160
#define   ICH6_GCTL_FCNTRL	(1 << 1)   /* flush control */
#define   ICH6_GCTL_UNSOL	(1 << 8)   /* accept unsol. response enable */
Linus Torvalds's avatar
Linus Torvalds committed
161
162
163
#define ICH6_REG_WAKEEN			0x0c
#define ICH6_REG_STATESTS		0x0e
#define ICH6_REG_GSTS			0x10
164
#define   ICH6_GSTS_FSTS	(1 << 1)   /* flush status */
Linus Torvalds's avatar
Linus Torvalds committed
165
166
167
168
169
170
171
#define ICH6_REG_INTCTL			0x20
#define ICH6_REG_INTSTS			0x24
#define ICH6_REG_WALCLK			0x30
#define ICH6_REG_SYNC			0x34	
#define ICH6_REG_CORBLBASE		0x40
#define ICH6_REG_CORBUBASE		0x44
#define ICH6_REG_CORBWP			0x48
172
173
#define ICH6_REG_CORBRP			0x4a
#define   ICH6_CORBRP_RST	(1 << 15)  /* read pointer reset */
Linus Torvalds's avatar
Linus Torvalds committed
174
#define ICH6_REG_CORBCTL		0x4c
175
176
#define   ICH6_CORBCTL_RUN	(1 << 1)   /* enable DMA */
#define   ICH6_CORBCTL_CMEIE	(1 << 0)   /* enable memory error irq */
Linus Torvalds's avatar
Linus Torvalds committed
177
#define ICH6_REG_CORBSTS		0x4d
178
#define   ICH6_CORBSTS_CMEI	(1 << 0)   /* memory error indication */
Linus Torvalds's avatar
Linus Torvalds committed
179
180
181
182
183
#define ICH6_REG_CORBSIZE		0x4e

#define ICH6_REG_RIRBLBASE		0x50
#define ICH6_REG_RIRBUBASE		0x54
#define ICH6_REG_RIRBWP			0x58
184
#define   ICH6_RIRBWP_RST	(1 << 15)  /* write pointer reset */
Linus Torvalds's avatar
Linus Torvalds committed
185
186
#define ICH6_REG_RINTCNT		0x5a
#define ICH6_REG_RIRBCTL		0x5c
187
188
189
#define   ICH6_RBCTL_IRQ_EN	(1 << 0)   /* enable IRQ */
#define   ICH6_RBCTL_DMA_EN	(1 << 1)   /* enable DMA */
#define   ICH6_RBCTL_OVERRUN_EN	(1 << 2)   /* enable overrun irq */
Linus Torvalds's avatar
Linus Torvalds committed
190
#define ICH6_REG_RIRBSTS		0x5d
191
192
#define   ICH6_RBSTS_IRQ	(1 << 0)   /* response irq */
#define   ICH6_RBSTS_OVERRUN	(1 << 2)   /* overrun irq */
Linus Torvalds's avatar
Linus Torvalds committed
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
#define ICH6_REG_RIRBSIZE		0x5e

#define ICH6_REG_IC			0x60
#define ICH6_REG_IR			0x64
#define ICH6_REG_IRS			0x68
#define   ICH6_IRS_VALID	(1<<1)
#define   ICH6_IRS_BUSY		(1<<0)

#define ICH6_REG_DPLBASE		0x70
#define ICH6_REG_DPUBASE		0x74
#define   ICH6_DPLBASE_ENABLE	0x1	/* Enable position buffer */

/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };

/* stream register offsets from stream base */
#define ICH6_REG_SD_CTL			0x00
#define ICH6_REG_SD_STS			0x03
#define ICH6_REG_SD_LPIB		0x04
#define ICH6_REG_SD_CBL			0x08
#define ICH6_REG_SD_LVI			0x0c
#define ICH6_REG_SD_FIFOW		0x0e
#define ICH6_REG_SD_FIFOSIZE		0x10
#define ICH6_REG_SD_FORMAT		0x12
#define ICH6_REG_SD_BDLPL		0x18
#define ICH6_REG_SD_BDLPU		0x1c

/* PCI space */
#define ICH6_PCIREG_TCSEL	0x44

/*
 * other constants
 */

/* max number of SDs */
228
229
230
231
232
233
234
235
/* ICH, ATI and VIA have 4 playback and 4 capture */
#define ICH6_NUM_CAPTURE	4
#define ICH6_NUM_PLAYBACK	4

/* ULI has 6 playback and 5 capture */
#define ULI_NUM_CAPTURE		5
#define ULI_NUM_PLAYBACK	6

236
237
238
239
/* ATI HDMI has 1 playback and 0 capture */
#define ATIHDMI_NUM_CAPTURE	0
#define ATIHDMI_NUM_PLAYBACK	1

240
241
242
243
/* TERA has 4 playback and 3 capture */
#define TERA_NUM_CAPTURE	3
#define TERA_NUM_PLAYBACK	4

244
245
246
/* this number is statically defined for simplicity */
#define MAX_AZX_DEV		16

Linus Torvalds's avatar
Linus Torvalds committed
247
/* max number of fragments - we may use more if allocating more pages for BDL */
248
249
250
#define BDL_SIZE		4096
#define AZX_MAX_BDL_ENTRIES	(BDL_SIZE / 16)
#define AZX_MAX_FRAG		32
Linus Torvalds's avatar
Linus Torvalds committed
251
252
253
/* max buffer size - no h/w limit, you can increase as you like */
#define AZX_MAX_BUF_SIZE	(1024*1024*1024)
/* max number of PCM devics per card */
254
#define AZX_MAX_PCMS		8
Linus Torvalds's avatar
Linus Torvalds committed
255
256
257
258
259
260

/* RIRB int mask: overrun[2], response[0] */
#define RIRB_INT_RESPONSE	0x01
#define RIRB_INT_OVERRUN	0x04
#define RIRB_INT_MASK		0x05

261
262
263
/* STATESTS int mask: S3,SD2,SD1,SD0 */
#define AZX_MAX_CODECS		4
#define STATESTS_INT_MASK	0x0f
Linus Torvalds's avatar
Linus Torvalds committed
264
265
266
267

/* SD_CTL bits */
#define SD_CTL_STREAM_RESET	0x01	/* stream reset bit */
#define SD_CTL_DMA_START	0x02	/* stream DMA start bit */
268
269
270
#define SD_CTL_STRIPE		(3 << 16)	/* stripe control */
#define SD_CTL_TRAFFIC_PRIO	(1 << 18)	/* traffic priority */
#define SD_CTL_DIR		(1 << 19)	/* bi-directional stream */
Linus Torvalds's avatar
Linus Torvalds committed
271
272
273
274
275
276
277
#define SD_CTL_STREAM_TAG_MASK	(0xf << 20)
#define SD_CTL_STREAM_TAG_SHIFT	20

/* SD_CTL and SD_STS */
#define SD_INT_DESC_ERR		0x10	/* descriptor error interrupt */
#define SD_INT_FIFO_ERR		0x08	/* FIFO error interrupt */
#define SD_INT_COMPLETE		0x04	/* completion interrupt */
278
279
#define SD_INT_MASK		(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
				 SD_INT_COMPLETE)
Linus Torvalds's avatar
Linus Torvalds committed
280
281
282
283
284

/* SD_STS */
#define SD_STS_FIFO_READY	0x20	/* FIFO ready */

/* INTCTL and INTSTS */
285
286
287
#define ICH6_INT_ALL_STREAM	0xff	   /* all stream interrupts */
#define ICH6_INT_CTRL_EN	0x40000000 /* controller interrupt enable bit */
#define ICH6_INT_GLOBAL_EN	0x80000000 /* global interrupt enable bit */
Linus Torvalds's avatar
Linus Torvalds committed
288
289
290
291
292

/* below are so far hardcoded - should read registers in future */
#define ICH6_MAX_CORB_ENTRIES	256
#define ICH6_MAX_RIRB_ENTRIES	256

293
294
/* position fix mode */
enum {
295
	POS_FIX_AUTO,
296
	POS_FIX_LPIB,
297
	POS_FIX_POSBUF,
298
};
Linus Torvalds's avatar
Linus Torvalds committed
299

300
301
302
303
/* Defines for ATI HD Audio support in SB450 south bridge */
#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR   0x42
#define ATI_SB450_HDAUDIO_ENABLE_SNOOP      0x02

304
305
306
/* Defines for Nvidia HDA support */
#define NVIDIA_HDA_TRANSREG_ADDR      0x4e
#define NVIDIA_HDA_ENABLE_COHBITS     0x0f
307
308
309
#define NVIDIA_HDA_ISTRM_COH          0x4d
#define NVIDIA_HDA_OSTRM_COH          0x4c
#define NVIDIA_HDA_ENABLE_COHBIT      0x01
310

311
312
313
314
/* Defines for Intel SCH HDA snoop control */
#define INTEL_SCH_HDA_DEVC      0x78
#define INTEL_SCH_HDA_DEVC_NOSNOOP       (0x1<<11)

315
316
317
318
319
/* Define IN stream 0 FIFO size offset in VIA controller */
#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET	0x90
/* Define VIA HD Audio Device ID*/
#define VIA_HDAC_DEVICE_ID		0x3288

320
321
/* HD Audio class code */
#define PCI_CLASS_MULTIMEDIA_HD_AUDIO	0x0403
322

Linus Torvalds's avatar
Linus Torvalds committed
323
324
325
/*
 */

326
struct azx_dev {
327
	struct snd_dma_buffer bdl; /* BDL buffer */
328
	u32 *posbuf;		/* position buffer pointer */
Linus Torvalds's avatar
Linus Torvalds committed
329

330
	unsigned int bufsize;	/* size of the play buffer in bytes */
331
	unsigned int period_bytes; /* size of the period in bytes */
332
333
	unsigned int frags;	/* number for period in the play buffer */
	unsigned int fifo_size;	/* FIFO size */
334
335
	unsigned long start_jiffies;	/* start + minimum jiffies */
	unsigned long min_jiffies;	/* minimum jiffies before position is valid */
Linus Torvalds's avatar
Linus Torvalds committed
336

337
	void __iomem *sd_addr;	/* stream descriptor pointer */
Linus Torvalds's avatar
Linus Torvalds committed
338

339
	u32 sd_int_sta_mask;	/* stream int status mask */
Linus Torvalds's avatar
Linus Torvalds committed
340
341

	/* pcm support */
342
343
344
345
346
347
	struct snd_pcm_substream *substream;	/* assigned substream,
						 * set in PCM open
						 */
	unsigned int format_val;	/* format value to be set in the
					 * controller and the codec
					 */
Linus Torvalds's avatar
Linus Torvalds committed
348
349
350
	unsigned char stream_tag;	/* assigned stream */
	unsigned char index;		/* stream index */

351
352
	unsigned int opened :1;
	unsigned int running :1;
353
	unsigned int irq_pending :1;
354
	unsigned int start_flag: 1;	/* stream full start flag */
355
356
357
358
359
360
	/*
	 * For VIA:
	 *  A flag to ensure DMA position is 0
	 *  when link position is not greater than FIFO size
	 */
	unsigned int insufficient :1;
Linus Torvalds's avatar
Linus Torvalds committed
361
362
363
};

/* CORB/RIRB */
364
struct azx_rb {
Linus Torvalds's avatar
Linus Torvalds committed
365
366
367
368
369
370
371
372
373
374
	u32 *buf;		/* CORB/RIRB buffer
				 * Each CORB entry is 4byte, RIRB is 8byte
				 */
	dma_addr_t addr;	/* physical address of CORB/RIRB buffer */
	/* for RIRB */
	unsigned short rp, wp;	/* read/write pointers */
	int cmds;		/* number of pending requests */
	u32 res;		/* last read value */
};

375
376
struct azx {
	struct snd_card *card;
Linus Torvalds's avatar
Linus Torvalds committed
377
	struct pci_dev *pci;
378
	int dev_index;
Linus Torvalds's avatar
Linus Torvalds committed
379

380
381
382
383
384
385
386
387
	/* chip type specific */
	int driver_type;
	int playback_streams;
	int playback_index_offset;
	int capture_streams;
	int capture_index_offset;
	int num_streams;

Linus Torvalds's avatar
Linus Torvalds committed
388
389
390
391
392
393
394
	/* pci resources */
	unsigned long addr;
	void __iomem *remap_addr;
	int irq;

	/* locks */
	spinlock_t reg_lock;
395
	struct mutex open_mutex;
Linus Torvalds's avatar
Linus Torvalds committed
396

397
	/* streams (x num_streams) */
398
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
399
400

	/* PCM */
401
	struct snd_pcm *pcm[AZX_MAX_PCMS];
Linus Torvalds's avatar
Linus Torvalds committed
402
403
404

	/* HD codec */
	unsigned short codec_mask;
405
	int  codec_probe_mask; /* copied from probe_mask option */
Linus Torvalds's avatar
Linus Torvalds committed
406
407
408
	struct hda_bus *bus;

	/* CORB/RIRB */
409
410
	struct azx_rb corb;
	struct azx_rb rirb;
Linus Torvalds's avatar
Linus Torvalds committed
411

412
	/* CORB/RIRB and position buffers */
Linus Torvalds's avatar
Linus Torvalds committed
413
414
	struct snd_dma_buffer rb;
	struct snd_dma_buffer posbuf;
415
416
417

	/* flags */
	int position_fix;
418
	unsigned int running :1;
419
420
421
	unsigned int initialized :1;
	unsigned int single_cmd :1;
	unsigned int polling_mode :1;
422
	unsigned int msi :1;
423
	unsigned int irq_pending_warned :1;
424
	unsigned int via_dmapos_patch :1; /* enable DMA-position fix for VIA */
425
	unsigned int probing :1; /* codec probing phase */
426
427
428

	/* for debugging */
	unsigned int last_cmd;	/* last issued command (to sync) */
429
430
431

	/* for pending irqs */
	struct work_struct irq_pending_work;
Takashi Iwai's avatar
Takashi Iwai committed
432
433
434

	/* reboot notifier (for mysterious hangup problem at power-down) */
	struct notifier_block reboot_notifier;
Linus Torvalds's avatar
Linus Torvalds committed
435
436
};

437
438
439
/* driver types */
enum {
	AZX_DRIVER_ICH,
440
	AZX_DRIVER_SCH,
441
	AZX_DRIVER_ATI,
442
	AZX_DRIVER_ATIHDMI,
443
444
445
	AZX_DRIVER_VIA,
	AZX_DRIVER_SIS,
	AZX_DRIVER_ULI,
446
	AZX_DRIVER_NVIDIA,
447
	AZX_DRIVER_TERA,
448
	AZX_DRIVER_GENERIC,
449
	AZX_NUM_DRIVERS, /* keep this as last entry */
450
451
452
453
};

static char *driver_short_names[] __devinitdata = {
	[AZX_DRIVER_ICH] = "HDA Intel",
454
	[AZX_DRIVER_SCH] = "HDA Intel MID",
455
	[AZX_DRIVER_ATI] = "HDA ATI SB",
456
	[AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
457
458
	[AZX_DRIVER_VIA] = "HDA VIA VT82xx",
	[AZX_DRIVER_SIS] = "HDA SIS966",
459
460
	[AZX_DRIVER_ULI] = "HDA ULI M5461",
	[AZX_DRIVER_NVIDIA] = "HDA NVidia",
461
	[AZX_DRIVER_TERA] = "HDA Teradici", 
462
	[AZX_DRIVER_GENERIC] = "HD-Audio Generic",
463
464
};

Linus Torvalds's avatar
Linus Torvalds committed
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
/*
 * macros for easy use
 */
#define azx_writel(chip,reg,value) \
	writel(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readl(chip,reg) \
	readl((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writew(chip,reg,value) \
	writew(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readw(chip,reg) \
	readw((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writeb(chip,reg,value) \
	writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readb(chip,reg) \
	readb((chip)->remap_addr + ICH6_REG_##reg)

#define azx_sd_writel(dev,reg,value) \
	writel(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readl(dev,reg) \
	readl((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writew(dev,reg,value) \
	writew(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readw(dev,reg) \
	readw((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writeb(dev,reg,value) \
	writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readb(dev,reg) \
	readb((dev)->sd_addr + ICH6_REG_##reg)

/* for pcm support */
495
#define get_azx_dev(substream) (substream->runtime->private_data)
Linus Torvalds's avatar
Linus Torvalds committed
496

497
static int azx_acquire_irq(struct azx *chip, int do_disconnect);
Linus Torvalds's avatar
Linus Torvalds committed
498
499
500
501
502
503
504
505

/*
 * Interface for HD codec
 */

/*
 * CORB / RIRB interface
 */
506
static int azx_alloc_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
507
508
509
510
{
	int err;

	/* single page (at least 4096 bytes) must suffice for both ringbuffes */
511
512
	err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
				  snd_dma_pci_data(chip->pci),
Linus Torvalds's avatar
Linus Torvalds committed
513
514
515
516
517
518
519
520
				  PAGE_SIZE, &chip->rb);
	if (err < 0) {
		snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
		return err;
	}
	return 0;
}

521
static void azx_init_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
522
523
524
525
526
{
	/* CORB set up */
	chip->corb.addr = chip->rb.addr;
	chip->corb.buf = (u32 *)chip->rb.area;
	azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
527
	azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
528

529
530
	/* set the corb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, CORBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
531
532
533
	/* set the corb write pointer to 0 */
	azx_writew(chip, CORBWP, 0);
	/* reset the corb hw read pointer */
534
	azx_writew(chip, CORBRP, ICH6_CORBRP_RST);
Linus Torvalds's avatar
Linus Torvalds committed
535
	/* enable corb dma */
536
	azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN);
Linus Torvalds's avatar
Linus Torvalds committed
537
538
539
540

	/* RIRB set up */
	chip->rirb.addr = chip->rb.addr + 2048;
	chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
541
	chip->rirb.wp = chip->rirb.rp = chip->rirb.cmds = 0;
Linus Torvalds's avatar
Linus Torvalds committed
542
	azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
543
	azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
544

545
546
	/* set the rirb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, RIRBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
547
	/* reset the rirb hw write pointer */
548
	azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST);
Linus Torvalds's avatar
Linus Torvalds committed
549
550
551
552
553
554
	/* set N=1, get RIRB response interrupt for new entry */
	azx_writew(chip, RINTCNT, 1);
	/* enable rirb dma and response irq */
	azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
}

555
static void azx_free_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
556
557
558
559
560
561
562
{
	/* disable ringbuffer DMAs */
	azx_writeb(chip, RIRBCTL, 0);
	azx_writeb(chip, CORBCTL, 0);
}

/* send a command */
563
static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
564
{
565
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
	unsigned int wp;

	/* add command to corb */
	wp = azx_readb(chip, CORBWP);
	wp++;
	wp %= ICH6_MAX_CORB_ENTRIES;

	spin_lock_irq(&chip->reg_lock);
	chip->rirb.cmds++;
	chip->corb.buf[wp] = cpu_to_le32(val);
	azx_writel(chip, CORBWP, wp);
	spin_unlock_irq(&chip->reg_lock);

	return 0;
}

#define ICH6_RIRB_EX_UNSOL_EV	(1<<4)

/* retrieve RIRB entry - called from interrupt handler */
585
static void azx_update_rirb(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
{
	unsigned int rp, wp;
	u32 res, res_ex;

	wp = azx_readb(chip, RIRBWP);
	if (wp == chip->rirb.wp)
		return;
	chip->rirb.wp = wp;
		
	while (chip->rirb.rp != wp) {
		chip->rirb.rp++;
		chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;

		rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
		res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
		res = le32_to_cpu(chip->rirb.buf[rp]);
		if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
			snd_hda_queue_unsol_event(chip->bus, res, res_ex);
		else if (chip->rirb.cmds) {
			chip->rirb.res = res;
Takashi Iwai's avatar
Takashi Iwai committed
606
607
			smp_wmb();
			chip->rirb.cmds--;
Linus Torvalds's avatar
Linus Torvalds committed
608
609
610
611
612
		}
	}
}

/* receive a response */
613
static unsigned int azx_rirb_get_response(struct hda_bus *bus)
Linus Torvalds's avatar
Linus Torvalds committed
614
{
615
	struct azx *chip = bus->private_data;
616
	unsigned long timeout;
Linus Torvalds's avatar
Linus Torvalds committed
617

618
619
 again:
	timeout = jiffies + msecs_to_jiffies(1000);
620
	for (;;) {
621
622
623
624
625
		if (chip->polling_mode) {
			spin_lock_irq(&chip->reg_lock);
			azx_update_rirb(chip);
			spin_unlock_irq(&chip->reg_lock);
		}
Takashi Iwai's avatar
Takashi Iwai committed
626
627
		if (!chip->rirb.cmds) {
			smp_rmb();
628
			bus->rirb_error = 0;
629
			return chip->rirb.res; /* the last value */
Takashi Iwai's avatar
Takashi Iwai committed
630
		}
631
632
		if (time_after(jiffies, timeout))
			break;
633
		if (bus->needs_damn_long_delay)
634
635
636
637
638
			msleep(2); /* temporary workaround */
		else {
			udelay(10);
			cond_resched();
		}
639
	}
640

641
	if (chip->msi) {
642
		snd_printk(KERN_WARNING SFX "No response from codec, "
643
			   "disabling MSI: last cmd=0x%08x\n", chip->last_cmd);
644
645
646
647
		free_irq(chip->irq, chip);
		chip->irq = -1;
		pci_disable_msi(chip->pci);
		chip->msi = 0;
648
649
		if (azx_acquire_irq(chip, 1) < 0) {
			bus->rirb_error = 1;
650
			return -1;
651
		}
652
653
654
		goto again;
	}

655
	if (!chip->polling_mode) {
656
		snd_printk(KERN_WARNING SFX "azx_get_response timeout, "
657
658
			   "switching to polling mode: last cmd=0x%08x\n",
			   chip->last_cmd);
659
660
		chip->polling_mode = 1;
		goto again;
Linus Torvalds's avatar
Linus Torvalds committed
661
	}
662

663
664
665
666
667
668
669
670
	if (chip->probing) {
		/* If this critical timeout happens during the codec probing
		 * phase, this is likely an access to a non-existing codec
		 * slot.  Better to return an error and reset the system.
		 */
		return -1;
	}

671
672
673
	/* a fatal communication error; need either to reset or to fallback
	 * to the single_cmd mode
	 */
674
	bus->rirb_error = 1;
675
	if (bus->allow_bus_reset && !bus->response_reset && !bus->in_reset) {
676
677
678
679
680
681
682
683
684
685
		bus->response_reset = 1;
		return -1; /* give a chance to retry */
	}

	snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, "
		   "switching to single_cmd mode: last cmd=0x%08x\n",
		   chip->last_cmd);
	chip->single_cmd = 1;
	bus->response_reset = 0;
	/* re-initialize CORB/RIRB */
686
687
	azx_free_cmd_io(chip);
	azx_init_cmd_io(chip);
688
	return -1;
Linus Torvalds's avatar
Linus Torvalds committed
689
690
691
692
693
694
695
696
697
698
699
700
}

/*
 * Use the single immediate command instead of CORB/RIRB for simplicity
 *
 * Note: according to Intel, this is not preferred use.  The command was
 *       intended for the BIOS only, and may get confused with unsolicited
 *       responses.  So, we shouldn't use it for normal operation from the
 *       driver.
 *       I left the codes, however, for debugging/testing purposes.
 */

701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
/* receive a response */
static int azx_single_wait_for_response(struct azx *chip)
{
	int timeout = 50;

	while (timeout--) {
		/* check IRV busy bit */
		if (azx_readw(chip, IRS) & ICH6_IRS_VALID) {
			/* reuse rirb.res as the response return value */
			chip->rirb.res = azx_readl(chip, IR);
			return 0;
		}
		udelay(1);
	}
	if (printk_ratelimit())
		snd_printd(SFX "get_response timeout: IRS=0x%x\n",
			   azx_readw(chip, IRS));
	chip->rirb.res = -1;
	return -EIO;
}

Linus Torvalds's avatar
Linus Torvalds committed
722
/* send a command */
723
static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
724
{
725
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
726
727
	int timeout = 50;

728
	bus->rirb_error = 0;
Linus Torvalds's avatar
Linus Torvalds committed
729
730
	while (timeout--) {
		/* check ICB busy bit */
731
		if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
Linus Torvalds's avatar
Linus Torvalds committed
732
			/* Clear IRV valid bit */
733
734
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_VALID);
Linus Torvalds's avatar
Linus Torvalds committed
735
			azx_writel(chip, IC, val);
736
737
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_BUSY);
738
			return azx_single_wait_for_response(chip);
Linus Torvalds's avatar
Linus Torvalds committed
739
740
741
		}
		udelay(1);
	}
742
743
744
	if (printk_ratelimit())
		snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
			   azx_readw(chip, IRS), val);
Linus Torvalds's avatar
Linus Torvalds committed
745
746
747
748
	return -EIO;
}

/* receive a response */
749
static unsigned int azx_single_get_response(struct hda_bus *bus)
Linus Torvalds's avatar
Linus Torvalds committed
750
{
751
	struct azx *chip = bus->private_data;
752
	return chip->rirb.res;
Linus Torvalds's avatar
Linus Torvalds committed
753
754
}

755
756
757
758
759
760
761
762
/*
 * The below are the main callbacks from hda_codec.
 *
 * They are just the skeleton to call sub-callbacks according to the
 * current setting of chip->single_cmd.
 */

/* send a command */
763
static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
764
{
765
	struct azx *chip = bus->private_data;
766

767
	chip->last_cmd = val;
768
	if (chip->single_cmd)
769
		return azx_single_send_cmd(bus, val);
770
	else
771
		return azx_corb_send_cmd(bus, val);
772
773
774
}

/* get a response */
775
static unsigned int azx_get_response(struct hda_bus *bus)
776
{
777
	struct azx *chip = bus->private_data;
778
	if (chip->single_cmd)
779
		return azx_single_get_response(bus);
780
	else
781
		return azx_rirb_get_response(bus);
782
783
}

784
#ifdef CONFIG_SND_HDA_POWER_SAVE
785
static void azx_power_notify(struct hda_bus *bus);
786
#endif
787

Linus Torvalds's avatar
Linus Torvalds committed
788
/* reset codec link */
789
static int azx_reset(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
790
791
792
{
	int count;

793
794
795
	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

Linus Torvalds's avatar
Linus Torvalds committed
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
	/* reset controller */
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);

	count = 50;
	while (azx_readb(chip, GCTL) && --count)
		msleep(1);

	/* delay for >= 100us for codec PLL to settle per spec
	 * Rev 0.9 section 5.5.1
	 */
	msleep(1);

	/* Bring controller out of reset */
	azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);

	count = 50;
812
	while (!azx_readb(chip, GCTL) && --count)
Linus Torvalds's avatar
Linus Torvalds committed
813
814
		msleep(1);

815
	/* Brent Chartrand said to wait >= 540us for codecs to initialize */
Linus Torvalds's avatar
Linus Torvalds committed
816
817
818
	msleep(1);

	/* check to see if controller is ready */
819
	if (!azx_readb(chip, GCTL)) {
820
		snd_printd(SFX "azx_reset: controller not ready!\n");
Linus Torvalds's avatar
Linus Torvalds committed
821
822
823
		return -EBUSY;
	}

824
	/* Accept unsolicited responses */
825
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) | ICH6_GCTL_UNSOL);
826

Linus Torvalds's avatar
Linus Torvalds committed
827
	/* detect codecs */
828
	if (!chip->codec_mask) {
Linus Torvalds's avatar
Linus Torvalds committed
829
		chip->codec_mask = azx_readw(chip, STATESTS);
830
		snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask);
Linus Torvalds's avatar
Linus Torvalds committed
831
832
833
834
835
836
837
838
839
840
841
	}

	return 0;
}


/*
 * Lowlevel interface
 */  

/* enable interrupts */
842
static void azx_int_enable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
843
844
845
846
847
848
849
{
	/* enable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
		   ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
}

/* disable interrupts */
850
static void azx_int_disable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
851
852
853
854
{
	int i;

	/* disable interrupts in stream descriptor */
855
	for (i = 0; i < chip->num_streams; i++) {
856
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
857
858
859
860
861
862
863
864
865
866
867
868
869
		azx_sd_writeb(azx_dev, SD_CTL,
			      azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
	}

	/* disable SIE for all streams */
	azx_writeb(chip, INTCTL, 0);

	/* disable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
		   ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
}

/* clear interrupts */
870
static void azx_int_clear(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
871
872
873
874
{
	int i;

	/* clear stream status */
875
	for (i = 0; i < chip->num_streams; i++) {
876
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
877
878
879
880
881
882
883
884
885
886
887
888
889
890
		azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
	}

	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

	/* clear rirb status */
	azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);

	/* clear int status */
	azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
}

/* start a stream */
891
static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
892
{
893
894
895
896
897
	/*
	 * Before stream start, initialize parameter
	 */
	azx_dev->insufficient = 1;

Linus Torvalds's avatar
Linus Torvalds committed
898
899
900
901
902
903
904
905
	/* enable SIE */
	azx_writeb(chip, INTCTL,
		   azx_readb(chip, INTCTL) | (1 << azx_dev->index));
	/* set DMA start and interrupt mask */
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
		      SD_CTL_DMA_START | SD_INT_MASK);
}

906
907
/* stop DMA */
static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
908
909
910
911
{
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
		      ~(SD_CTL_DMA_START | SD_INT_MASK));
	azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
912
913
914
915
916
917
}

/* stop a stream */
static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
{
	azx_stream_clear(chip, azx_dev);
Linus Torvalds's avatar
Linus Torvalds committed
918
919
920
921
922
923
924
	/* disable SIE */
	azx_writeb(chip, INTCTL,
		   azx_readb(chip, INTCTL) & ~(1 << azx_dev->index));
}


/*
925
 * reset and start the controller registers
Linus Torvalds's avatar
Linus Torvalds committed
926
 */
927
static void azx_init_chip(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
928
{
929
930
	if (chip->initialized)
		return;
Linus Torvalds's avatar
Linus Torvalds committed
931
932
933
934
935
936
937
938
939

	/* reset controller */
	azx_reset(chip);

	/* initialize interrupts */
	azx_int_clear(chip);
	azx_int_enable(chip);

	/* initialize the codec command I/O */
940
	azx_init_cmd_io(chip);
Linus Torvalds's avatar
Linus Torvalds committed
941

942
943
	/* program the position buffer */
	azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
Takashi Iwai's avatar
Takashi Iwai committed
944
	azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
945

946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
	chip->initialized = 1;
}

/*
 * initialize the PCI registers
 */
/* update bits in a PCI register byte */
static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
			    unsigned char mask, unsigned char val)
{
	unsigned char data;

	pci_read_config_byte(pci, reg, &data);
	data &= ~mask;
	data |= (val & mask);
	pci_write_config_byte(pci, reg, data);
}

static void azx_init_pci(struct azx *chip)
{
966
967
	unsigned short snoop;

968
969
970
971
972
973
974
	/* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
	 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
	 * Ensuring these bits are 0 clears playback static on some HD Audio
	 * codecs
	 */
	update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);

975
976
977
	switch (chip->driver_type) {
	case AZX_DRIVER_ATI:
		/* For ATI SB450 azalia HD audio, we need to enable snoop */
978
979
980
		update_pci_byte(chip->pci,
				ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 
				0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
981
982
983
		break;
	case AZX_DRIVER_NVIDIA:
		/* For NVIDIA HDA, enable snoop */
984
985
986
		update_pci_byte(chip->pci,
				NVIDIA_HDA_TRANSREG_ADDR,
				0x0f, NVIDIA_HDA_ENABLE_COHBITS);
987
988
989
990
991
992
		update_pci_byte(chip->pci,
				NVIDIA_HDA_ISTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
		update_pci_byte(chip->pci,
				NVIDIA_HDA_OSTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
993
		break;
994
995
996
	case AZX_DRIVER_SCH:
		pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
		if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
997
			pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC,
998
999
1000
				snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
			pci_read_config_word(chip->pci,
				INTEL_SCH_HDA_DEVC, &snoop);
1001
1002
			snd_printdd(SFX "HDA snoop disabled, enabling ... %s\n",
				(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
1003
1004
1005
1006
				? "Failed" : "OK");
		}
		break;

1007
        }
Linus Torvalds's avatar
Linus Torvalds committed
1008
1009
1010
}


1011
1012
static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);

Linus Torvalds's avatar
Linus Torvalds committed
1013
1014
1015
/*
 * interrupt handler
 */
1016
static irqreturn_t azx_interrupt(int irq, void *dev_id)
Linus Torvalds's avatar
Linus Torvalds committed
1017
{
1018
1019
	struct azx *chip = dev_id;
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
1020
	u32 status;
1021
	int i, ok;
Linus Torvalds's avatar
Linus Torvalds committed
1022
1023
1024
1025
1026
1027
1028
1029
1030

	spin_lock(&chip->reg_lock);

	status = azx_readl(chip, INTSTS);
	if (status == 0) {
		spin_unlock(&chip->reg_lock);
		return IRQ_NONE;
	}
	
1031
	for (i = 0; i < chip->num_streams; i++) {
Linus Torvalds's avatar
Linus Torvalds committed
1032
1033
1034
		azx_dev = &chip->azx_dev[i];
		if (status & azx_dev->sd_int_sta_mask) {
			azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
1035
1036
1037
			if (!azx_dev->substream || !azx_dev->running)
				continue;
			/* check whether this IRQ is really acceptable */
1038
1039
			ok = azx_position_ok(chip, azx_dev);
			if (ok == 1) {
1040
				azx_dev->irq_pending = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1041
1042
1043
				spin_unlock(&chip->reg_lock);
				snd_pcm_period_elapsed(azx_dev->substream);
				spin_lock(&chip->reg_lock);
1044
			} else if (ok == 0 && chip->bus && chip->bus->workq) {
1045
1046
				/* bogus IRQ, process it later */
				azx_dev->irq_pending = 1;
Takashi Iwai's avatar
Takashi Iwai committed
1047
1048
				queue_work(chip->bus->workq,
					   &chip->irq_pending_work);
Linus Torvalds's avatar
Linus Torvalds committed
1049
1050
1051
1052
1053
1054
1055
			}
		}
	}

	/* clear rirb int */
	status = azx_readb(chip, RIRBSTS);
	if (status & RIRB_INT_MASK) {
1056
		if (status & RIRB_INT_RESPONSE)
Linus Torvalds's avatar
Linus Torvalds committed
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
			azx_update_rirb(chip);
		azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
	}

#if 0
	/* clear state status int */
	if (azx_readb(chip, STATESTS) & 0x04)
		azx_writeb(chip, STATESTS, 0x04);
#endif
	spin_unlock(&chip->reg_lock);
	
	return IRQ_HANDLED;
}


1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
/*
 * set up a BDL entry
 */
static int setup_bdle(struct snd_pcm_substream *substream,
		      struct azx_dev *azx_dev, u32 **bdlp,
		      int ofs, int size, int with_ioc)
{
	u32 *bdl = *bdlp;

	while (size > 0) {
		dma_addr_t addr;
		int chunk;

		if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
			return -EINVAL;

1088
		addr = snd_pcm_sgbuf_get_addr(substream, ofs);
1089
1090
		/* program the address field of the BDL entry */
		bdl[0] = cpu_to_le32((u32)addr);
Takashi Iwai's avatar
Takashi Iwai committed
1091
		bdl[1] = cpu_to_le32(upper_32_bits(addr));
1092
		/* program the size field of the BDL entry */
1093
		chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size);
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
		bdl[2] = cpu_to_le32(chunk);
		/* program the IOC to enable interrupt
		 * only when the whole fragment is processed
		 */
		size -= chunk;
		bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
		bdl += 4;
		azx_dev->frags++;
		ofs += chunk;
	}
	*bdlp = bdl;
	return ofs;
}

Linus Torvalds's avatar
Linus Torvalds committed
1108
1109
1110
/*
 * set up BDL entries
 */
1111
1112
static int azx_setup_periods(struct azx *chip,
			     struct snd_pcm_substream *substream,
1113
			     struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
1114
{
1115
1116
	u32 *bdl;
	int i, ofs, periods, period_bytes;
1117
	int pos_adj;
Linus Torvalds's avatar
Linus Torvalds committed
1118
1119
1120
1121
1122

	/* reset BDL address */
	azx_sd_writel(azx_dev, SD_BDLPL, 0);
	azx_sd_writel(azx_dev, SD_BDLPU, 0);

1123
	period_bytes = azx_dev->period_bytes;
1124
1125
	periods = azx_dev->bufsize / period_bytes;

Linus Torvalds's avatar
Linus Torvalds committed
1126
	/* program the initial BDL entries */
1127
1128
1129
	bdl = (u32 *)azx_dev->bdl.area;
	ofs = 0;
	azx_dev->frags = 0;
1130
1131
	pos_adj = bdl_pos_adj[chip->dev_index];
	if (pos_adj > 0) {
1132
		struct snd_pcm_runtime *runtime = substream->runtime;
1133
		int pos_align = pos_adj;
1134
		pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
1135
		if (!pos_adj)
1136
1137
1138
1139
			pos_adj = pos_align;
		else
			pos_adj = ((pos_adj + pos_align - 1) / pos_align) *
				pos_align;
1140
1141
		pos_adj = frames_to_bytes(runtime, pos_adj);
		if (pos_adj >= period_bytes) {
1142
			snd_printk(KERN_WARNING SFX "Too big adjustment %d\n",
1143
				   bdl_pos_adj[chip->dev_index]);
1144
1145
1146
1147
1148
1149
			pos_adj = 0;
		} else {
			ofs = setup_bdle(substream, azx_dev,
					 &bdl, ofs, pos_adj, 1);
			if (ofs < 0)
				goto error;
1150
		}
1151
1152
	} else
		pos_adj = 0;
1153
1154
1155
1156
1157
1158
1159
1160
1161
	for (i = 0; i < periods; i++) {
		if (i == periods - 1 && pos_adj)
			ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
					 period_bytes - pos_adj, 0);
		else
			ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
					 period_bytes, 1);
		if (ofs < 0)
			goto error;
Linus Torvalds's avatar
Linus Torvalds committed
1162
	}
1163
	return 0;
1164
1165

 error:
1166
	snd_printk(KERN_ERR SFX "Too many BDL entries: buffer=%d, period=%d\n",
1167
1168
		   azx_dev->bufsize, period_bytes);
	return -EINVAL;
Linus Torvalds's avatar
Linus Torvalds committed
1169
1170
}

1171
1172
/* reset stream */
static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
1173
1174
1175
1176
{
	unsigned char val;