i7core_edac.c 64.1 KB
Newer Older
1 2
/* Intel i7 core/Nehalem Memory Controller kernel module
 *
3
 * This driver supports the memory controllers found on the Intel
4 5 6
 * processor families i7core, i7core 7xx/8xx, i5core, Xeon 35xx,
 * Xeon 55xx and Xeon 56xx also known as Nehalem, Nehalem-EP, Lynnfield
 * and Westmere-EP.
7 8 9 10
 *
 * This file may be distributed under the terms of the
 * GNU General Public License version 2 only.
 *
11
 * Copyright (c) 2009-2010 by:
12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
 *	 Mauro Carvalho Chehab <mchehab@redhat.com>
 *
 * Red Hat Inc. http://www.redhat.com
 *
 * Forked and adapted from the i5400_edac driver
 *
 * Based on the following public Intel datasheets:
 * Intel Core i7 Processor Extreme Edition and Intel Core i7 Processor
 * Datasheet, Volume 2:
 *	http://download.intel.com/design/processor/datashts/320835.pdf
 * Intel Xeon Processor 5500 Series Datasheet Volume 2
 *	http://www.intel.com/Assets/PDF/datasheet/321322.pdf
 * also available at:
 * 	http://www.arrownac.com/manufacturers/intel/s/nehalem/5500-datasheet-v2.pdf
 */

#include <linux/module.h>
#include <linux/init.h>
#include <linux/pci.h>
#include <linux/pci_ids.h>
#include <linux/slab.h>
Randy Dunlap's avatar
Randy Dunlap committed
33
#include <linux/delay.h>
Nils Carlson's avatar
Nils Carlson committed
34
#include <linux/dmi.h>
35 36
#include <linux/edac.h>
#include <linux/mmzone.h>
37
#include <linux/smp.h>
38
#include <asm/mce.h>
39
#include <asm/processor.h>
40
#include <asm/div64.h>
41 42 43

#include "edac_core.h"

44 45 46 47 48
/* Static vars */
static LIST_HEAD(i7core_edac_list);
static DEFINE_MUTEX(i7core_edac_lock);
static int probed;

49 50 51
static int use_pci_fixup;
module_param(use_pci_fixup, int, 0444);
MODULE_PARM_DESC(use_pci_fixup, "Enable PCI fixup to seek for hidden devices");
52 53 54 55 56 57 58 59 60
/*
 * This is used for Nehalem-EP and Nehalem-EX devices, where the non-core
 * registers start at bus 255, and are not reported by BIOS.
 * We currently find devices with only 2 sockets. In order to support more QPI
 * Quick Path Interconnect, just increment this number.
 */
#define MAX_SOCKET_BUSES	2


61 62 63
/*
 * Alter this version for the module when modifications are made
 */
Michal Marek's avatar
Michal Marek committed
64
#define I7CORE_REVISION    " Ver: 1.0.0"
65 66 67 68 69 70 71 72 73 74 75 76 77 78 79
#define EDAC_MOD_STR      "i7core_edac"

/*
 * Debug macros
 */
#define i7core_printk(level, fmt, arg...)			\
	edac_printk(level, "i7core", fmt, ##arg)

#define i7core_mc_printk(mci, level, fmt, arg...)		\
	edac_mc_chipset_printk(mci, level, "i7core", fmt, ##arg)

/*
 * i7core Memory Controller Registers
 */

80 81 82
	/* OFFSETS for Device 0 Function 0 */

#define MC_CFG_CONTROL	0x90
83 84
  #define MC_CFG_UNLOCK		0x02
  #define MC_CFG_LOCK		0x00
85

86 87 88 89 90 91
	/* OFFSETS for Device 3 Function 0 */

#define MC_CONTROL	0x48
#define MC_STATUS	0x4c
#define MC_MAX_DOD	0x64

92 93 94 95 96 97 98 99 100 101 102 103
/*
 * OFFSETS for Device 3 Function 4, as inicated on Xeon 5500 datasheet:
 * http://www.arrownac.com/manufacturers/intel/s/nehalem/5500-datasheet-v2.pdf
 */

#define MC_TEST_ERR_RCV1	0x60
  #define DIMM2_COR_ERR(r)			((r) & 0x7fff)

#define MC_TEST_ERR_RCV0	0x64
  #define DIMM1_COR_ERR(r)			(((r) >> 16) & 0x7fff)
  #define DIMM0_COR_ERR(r)			((r) & 0x7fff)

104
/* OFFSETS for Device 3 Function 2, as inicated on Xeon 5500 datasheet */
105 106 107 108 109 110 111
#define MC_SSRCONTROL		0x48
  #define SSR_MODE_DISABLE	0x00
  #define SSR_MODE_ENABLE	0x01
  #define SSR_MODE_MASK		0x03

#define MC_SCRUB_CONTROL	0x4c
  #define STARTSCRUB		(1 << 24)
Nils Carlson's avatar
Nils Carlson committed
112
  #define SCRUBINTERVAL_MASK    0xffffff
113

114 115 116 117 118 119 120 121 122 123 124
#define MC_COR_ECC_CNT_0	0x80
#define MC_COR_ECC_CNT_1	0x84
#define MC_COR_ECC_CNT_2	0x88
#define MC_COR_ECC_CNT_3	0x8c
#define MC_COR_ECC_CNT_4	0x90
#define MC_COR_ECC_CNT_5	0x94

#define DIMM_TOP_COR_ERR(r)			(((r) >> 16) & 0x7fff)
#define DIMM_BOT_COR_ERR(r)			((r) & 0x7fff)


125 126
	/* OFFSETS for Devices 4,5 and 6 Function 0 */

127 128 129 130 131 132
#define MC_CHANNEL_DIMM_INIT_PARAMS 0x58
  #define THREE_DIMMS_PRESENT		(1 << 24)
  #define SINGLE_QUAD_RANK_PRESENT	(1 << 23)
  #define QUAD_RANK_PRESENT		(1 << 22)
  #define REGISTERED_DIMM		(1 << 15)

133 134 135 136
#define MC_CHANNEL_MAPPER	0x60
  #define RDLCH(r, ch)		((((r) >> (3 + (ch * 6))) & 0x07) - 1)
  #define WRLCH(r, ch)		((((r) >> (ch * 6)) & 0x07) - 1)

137 138 139
#define MC_CHANNEL_RANK_PRESENT 0x7c
  #define RANK_PRESENT_MASK		0xffff

140
#define MC_CHANNEL_ADDR_MATCH	0xf0
141 142 143 144 145 146 147 148 149 150
#define MC_CHANNEL_ERROR_MASK	0xf8
#define MC_CHANNEL_ERROR_INJECT	0xfc
  #define INJECT_ADDR_PARITY	0x10
  #define INJECT_ECC		0x08
  #define MASK_CACHELINE	0x06
  #define MASK_FULL_CACHELINE	0x06
  #define MASK_MSB32_CACHELINE	0x04
  #define MASK_LSB32_CACHELINE	0x02
  #define NO_MASK_CACHELINE	0x00
  #define REPEAT_EN		0x01
151

152
	/* OFFSETS for Devices 4,5 and 6 Function 1 */
153

154 155 156 157 158 159 160
#define MC_DOD_CH_DIMM0		0x48
#define MC_DOD_CH_DIMM1		0x4c
#define MC_DOD_CH_DIMM2		0x50
  #define RANKOFFSET_MASK	((1 << 12) | (1 << 11) | (1 << 10))
  #define RANKOFFSET(x)		((x & RANKOFFSET_MASK) >> 10)
  #define DIMM_PRESENT_MASK	(1 << 9)
  #define DIMM_PRESENT(x)	(((x) & DIMM_PRESENT_MASK) >> 9)
161 162 163 164
  #define MC_DOD_NUMBANK_MASK		((1 << 8) | (1 << 7))
  #define MC_DOD_NUMBANK(x)		(((x) & MC_DOD_NUMBANK_MASK) >> 7)
  #define MC_DOD_NUMRANK_MASK		((1 << 6) | (1 << 5))
  #define MC_DOD_NUMRANK(x)		(((x) & MC_DOD_NUMRANK_MASK) >> 5)
165
  #define MC_DOD_NUMROW_MASK		((1 << 4) | (1 << 3) | (1 << 2))
166
  #define MC_DOD_NUMROW(x)		(((x) & MC_DOD_NUMROW_MASK) >> 2)
167 168
  #define MC_DOD_NUMCOL_MASK		3
  #define MC_DOD_NUMCOL(x)		((x) & MC_DOD_NUMCOL_MASK)
169

170 171
#define MC_RANK_PRESENT		0x7c

172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194
#define MC_SAG_CH_0	0x80
#define MC_SAG_CH_1	0x84
#define MC_SAG_CH_2	0x88
#define MC_SAG_CH_3	0x8c
#define MC_SAG_CH_4	0x90
#define MC_SAG_CH_5	0x94
#define MC_SAG_CH_6	0x98
#define MC_SAG_CH_7	0x9c

#define MC_RIR_LIMIT_CH_0	0x40
#define MC_RIR_LIMIT_CH_1	0x44
#define MC_RIR_LIMIT_CH_2	0x48
#define MC_RIR_LIMIT_CH_3	0x4C
#define MC_RIR_LIMIT_CH_4	0x50
#define MC_RIR_LIMIT_CH_5	0x54
#define MC_RIR_LIMIT_CH_6	0x58
#define MC_RIR_LIMIT_CH_7	0x5C
#define MC_RIR_LIMIT_MASK	((1 << 10) - 1)

#define MC_RIR_WAY_CH		0x80
  #define MC_RIR_WAY_OFFSET_MASK	(((1 << 14) - 1) & ~0x7)
  #define MC_RIR_WAY_RANK_MASK		0x7

195 196 197 198 199
/*
 * i7core structs
 */

#define NUM_CHANS 3
200 201 202
#define MAX_DIMMS 3		/* Max DIMMS per channel */
#define MAX_MCR_FUNC  4
#define MAX_CHAN_FUNC 3
203 204 205 206 207

struct i7core_info {
	u32	mc_control;
	u32	mc_status;
	u32	max_dod;
208
	u32	ch_map;
209 210
};

211 212 213 214 215 216 217 218 219 220 221 222

struct i7core_inject {
	int	enable;

	u32	section;
	u32	type;
	u32	eccmask;

	/* Error address mask */
	int channel, dimm, rank, bank, page, col;
};

223
struct i7core_channel {
224 225
	u32		ranks;
	u32		dimms;
226 227
};

228
struct pci_id_descr {
229 230 231
	int			dev;
	int			func;
	int 			dev_id;
232
	int			optional;
233 234
};

235
struct pci_id_table {
236 237
	const struct pci_id_descr	*descr;
	int				n_devs;
238 239
};

240 241 242 243
struct i7core_dev {
	struct list_head	list;
	u8			socket;
	struct pci_dev		**pdev;
244
	int			n_devs;
245 246 247
	struct mem_ctl_info	*mci;
};

248
struct i7core_pvt {
249 250 251 252 253
	struct pci_dev	*pci_noncore;
	struct pci_dev	*pci_mcr[MAX_MCR_FUNC + 1];
	struct pci_dev	*pci_ch[NUM_CHANS][MAX_CHAN_FUNC + 1];

	struct i7core_dev *i7core_dev;
254

255
	struct i7core_info	info;
256
	struct i7core_inject	inject;
257
	struct i7core_channel	channel[NUM_CHANS];
258

259 260
	int		ce_count_available;
	int 		csrow_map[NUM_CHANS][MAX_DIMMS];
261 262

			/* ECC corrected errors counts per udimm */
263 264
	unsigned long	udimm_ce_count[MAX_DIMMS];
	int		udimm_last_ce_count[MAX_DIMMS];
265
			/* ECC corrected errors counts per rdimm */
266 267
	unsigned long	rdimm_ce_count[NUM_CHANS][MAX_DIMMS];
	int		rdimm_last_ce_count[NUM_CHANS][MAX_DIMMS];
268

269
	bool		is_registered, enable_scrub;
270

271
	/* Fifo double buffers */
272
	struct mce		mce_entry[MCE_LOG_LEN];
273 274 275 276 277 278 279
	struct mce		mce_outentry[MCE_LOG_LEN];

	/* Fifo in/out counters */
	unsigned		mce_in, mce_out;

	/* Count indicator to show errors not got */
	unsigned		mce_overrun;
280

Nils Carlson's avatar
Nils Carlson committed
281 282 283
	/* DCLK Frequency used for computing scrub rate */
	int			dclk_freq;

284 285
	/* Struct to control EDAC polling */
	struct edac_pci_ctl_info *i7core_pci;
286 287
};

288 289 290 291 292
#define PCI_DESCR(device, function, device_id)	\
	.dev = (device),			\
	.func = (function),			\
	.dev_id = (device_id)

293
static const struct pci_id_descr pci_dev_descr_i7core_nehalem[] = {
294 295 296
		/* Memory controller */
	{ PCI_DESCR(3, 0, PCI_DEVICE_ID_INTEL_I7_MCR)     },
	{ PCI_DESCR(3, 1, PCI_DEVICE_ID_INTEL_I7_MC_TAD)  },
297
			/* Exists only for RDIMM */
298
	{ PCI_DESCR(3, 2, PCI_DEVICE_ID_INTEL_I7_MC_RAS), .optional = 1  },
299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317
	{ PCI_DESCR(3, 4, PCI_DEVICE_ID_INTEL_I7_MC_TEST) },

		/* Channel 0 */
	{ PCI_DESCR(4, 0, PCI_DEVICE_ID_INTEL_I7_MC_CH0_CTRL) },
	{ PCI_DESCR(4, 1, PCI_DEVICE_ID_INTEL_I7_MC_CH0_ADDR) },
	{ PCI_DESCR(4, 2, PCI_DEVICE_ID_INTEL_I7_MC_CH0_RANK) },
	{ PCI_DESCR(4, 3, PCI_DEVICE_ID_INTEL_I7_MC_CH0_TC)   },

		/* Channel 1 */
	{ PCI_DESCR(5, 0, PCI_DEVICE_ID_INTEL_I7_MC_CH1_CTRL) },
	{ PCI_DESCR(5, 1, PCI_DEVICE_ID_INTEL_I7_MC_CH1_ADDR) },
	{ PCI_DESCR(5, 2, PCI_DEVICE_ID_INTEL_I7_MC_CH1_RANK) },
	{ PCI_DESCR(5, 3, PCI_DEVICE_ID_INTEL_I7_MC_CH1_TC)   },

		/* Channel 2 */
	{ PCI_DESCR(6, 0, PCI_DEVICE_ID_INTEL_I7_MC_CH2_CTRL) },
	{ PCI_DESCR(6, 1, PCI_DEVICE_ID_INTEL_I7_MC_CH2_ADDR) },
	{ PCI_DESCR(6, 2, PCI_DEVICE_ID_INTEL_I7_MC_CH2_RANK) },
	{ PCI_DESCR(6, 3, PCI_DEVICE_ID_INTEL_I7_MC_CH2_TC)   },
318 319 320 321 322 323 324 325 326 327

		/* Generic Non-core registers */
	/*
	 * This is the PCI device on i7core and on Xeon 35xx (8086:2c41)
	 * On Xeon 55xx, however, it has a different id (8086:2c40). So,
	 * the probing code needs to test for the other address in case of
	 * failure of this one
	 */
	{ PCI_DESCR(0, 0, PCI_DEVICE_ID_INTEL_I7_NONCORE)  },

328
};
329

330
static const struct pci_id_descr pci_dev_descr_lynnfield[] = {
331 332 333 334 335 336 337 338 339
	{ PCI_DESCR( 3, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MCR)         },
	{ PCI_DESCR( 3, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_TAD)      },
	{ PCI_DESCR( 3, 4, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_TEST)     },

	{ PCI_DESCR( 4, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_CTRL) },
	{ PCI_DESCR( 4, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_ADDR) },
	{ PCI_DESCR( 4, 2, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_RANK) },
	{ PCI_DESCR( 4, 3, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_TC)   },

340 341 342 343
	{ PCI_DESCR( 5, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_CTRL) },
	{ PCI_DESCR( 5, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_ADDR) },
	{ PCI_DESCR( 5, 2, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_RANK) },
	{ PCI_DESCR( 5, 3, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_TC)   },
344 345 346 347 348 349

	/*
	 * This is the PCI device has an alternate address on some
	 * processors like Core i7 860
	 */
	{ PCI_DESCR( 0, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_NONCORE)     },
350 351
};

352
static const struct pci_id_descr pci_dev_descr_i7core_westmere[] = {
353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376
		/* Memory controller */
	{ PCI_DESCR(3, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MCR_REV2)     },
	{ PCI_DESCR(3, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_TAD_REV2)  },
			/* Exists only for RDIMM */
	{ PCI_DESCR(3, 2, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_RAS_REV2), .optional = 1  },
	{ PCI_DESCR(3, 4, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_TEST_REV2) },

		/* Channel 0 */
	{ PCI_DESCR(4, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_CTRL_REV2) },
	{ PCI_DESCR(4, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_ADDR_REV2) },
	{ PCI_DESCR(4, 2, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_RANK_REV2) },
	{ PCI_DESCR(4, 3, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH0_TC_REV2)   },

		/* Channel 1 */
	{ PCI_DESCR(5, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_CTRL_REV2) },
	{ PCI_DESCR(5, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_ADDR_REV2) },
	{ PCI_DESCR(5, 2, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_RANK_REV2) },
	{ PCI_DESCR(5, 3, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH1_TC_REV2)   },

		/* Channel 2 */
	{ PCI_DESCR(6, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH2_CTRL_REV2) },
	{ PCI_DESCR(6, 1, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH2_ADDR_REV2) },
	{ PCI_DESCR(6, 2, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH2_RANK_REV2) },
	{ PCI_DESCR(6, 3, PCI_DEVICE_ID_INTEL_LYNNFIELD_MC_CH2_TC_REV2)   },
377 378 379 380

		/* Generic Non-core registers */
	{ PCI_DESCR(0, 0, PCI_DEVICE_ID_INTEL_LYNNFIELD_NONCORE_REV2)  },

381 382
};

383 384
#define PCI_ID_TABLE_ENTRY(A) { .descr=A, .n_devs = ARRAY_SIZE(A) }
static const struct pci_id_table pci_dev_table[] = {
385 386 387
	PCI_ID_TABLE_ENTRY(pci_dev_descr_i7core_nehalem),
	PCI_ID_TABLE_ENTRY(pci_dev_descr_lynnfield),
	PCI_ID_TABLE_ENTRY(pci_dev_descr_i7core_westmere),
388
	{0,}			/* 0 terminated list. */
389 390
};

391 392 393
/*
 *	pci_device_id	table for which devices we are looking for
 */
394
static DEFINE_PCI_DEVICE_TABLE(i7core_pci_tbl) = {
395
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_X58_HUB_MGMT)},
396
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LYNNFIELD_QPI_LINK0)},
397 398 399
	{0,}			/* 0 terminated list. */
};

400 401 402 403 404
/****************************************************************************
			Anciliary status routines
 ****************************************************************************/

	/* MC_CONTROL bits */
405 406
#define CH_ACTIVE(pvt, ch)	((pvt)->info.mc_control & (1 << (8 + ch)))
#define ECCx8(pvt)		((pvt)->info.mc_control & (1 << 1))
407 408

	/* MC_STATUS bits */
409
#define ECC_ENABLED(pvt)	((pvt)->info.mc_status & (1 << 4))
410
#define CH_DISABLED(pvt, ch)	((pvt)->info.mc_status & (1 << ch))
411 412

	/* MC_MAX_DOD read functions */
413
static inline int numdimms(u32 dimms)
414
{
415
	return (dimms & 0x3) + 1;
416 417
}

418
static inline int numrank(u32 rank)
419 420 421
{
	static int ranks[4] = { 1, 2, 4, -EINVAL };

422
	return ranks[rank & 0x3];
423 424
}

425
static inline int numbank(u32 bank)
426 427 428
{
	static int banks[4] = { 4, 8, 16, -EINVAL };

429
	return banks[bank & 0x3];
430 431
}

432
static inline int numrow(u32 row)
433 434 435 436 437 438
{
	static int rows[8] = {
		1 << 12, 1 << 13, 1 << 14, 1 << 15,
		1 << 16, -EINVAL, -EINVAL, -EINVAL,
	};

439
	return rows[row & 0x7];
440 441
}

442
static inline int numcol(u32 col)
443 444 445 446
{
	static int cols[8] = {
		1 << 10, 1 << 11, 1 << 12, -EINVAL,
	};
447
	return cols[col & 0x3];
448 449
}

450
static struct i7core_dev *get_i7core_dev(u8 socket)
451 452 453 454 455 456 457 458 459 460 461
{
	struct i7core_dev *i7core_dev;

	list_for_each_entry(i7core_dev, &i7core_edac_list, list) {
		if (i7core_dev->socket == socket)
			return i7core_dev;
	}

	return NULL;
}

462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484
static struct i7core_dev *alloc_i7core_dev(u8 socket,
					   const struct pci_id_table *table)
{
	struct i7core_dev *i7core_dev;

	i7core_dev = kzalloc(sizeof(*i7core_dev), GFP_KERNEL);
	if (!i7core_dev)
		return NULL;

	i7core_dev->pdev = kzalloc(sizeof(*i7core_dev->pdev) * table->n_devs,
				   GFP_KERNEL);
	if (!i7core_dev->pdev) {
		kfree(i7core_dev);
		return NULL;
	}

	i7core_dev->socket = socket;
	i7core_dev->n_devs = table->n_devs;
	list_add_tail(&i7core_dev->list, &i7core_edac_list);

	return i7core_dev;
}

485 486 487 488 489 490 491
static void free_i7core_dev(struct i7core_dev *i7core_dev)
{
	list_del(&i7core_dev->list);
	kfree(i7core_dev->pdev);
	kfree(i7core_dev);
}

492 493 494
/****************************************************************************
			Memory check routines
 ****************************************************************************/
495 496
static struct pci_dev *get_pdev_slot_func(u8 socket, unsigned slot,
					  unsigned func)
497
{
498
	struct i7core_dev *i7core_dev = get_i7core_dev(socket);
499 500
	int i;

501 502 503
	if (!i7core_dev)
		return NULL;

504
	for (i = 0; i < i7core_dev->n_devs; i++) {
505
		if (!i7core_dev->pdev[i])
506 507
			continue;

508 509 510
		if (PCI_SLOT(i7core_dev->pdev[i]->devfn) == slot &&
		    PCI_FUNC(i7core_dev->pdev[i]->devfn) == func) {
			return i7core_dev->pdev[i];
511 512 513
		}
	}

514 515 516
	return NULL;
}

517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533
/**
 * i7core_get_active_channels() - gets the number of channels and csrows
 * @socket:	Quick Path Interconnect socket
 * @channels:	Number of channels that will be returned
 * @csrows:	Number of csrows found
 *
 * Since EDAC core needs to know in advance the number of available channels
 * and csrows, in order to allocate memory for csrows/channels, it is needed
 * to run two similar steps. At the first step, implemented on this function,
 * it checks the number of csrows/channels present at one socket.
 * this is used in order to properly allocate the size of mci components.
 *
 * It should be noticed that none of the current available datasheets explain
 * or even mention how csrows are seen by the memory controller. So, we need
 * to add a fake description for csrows.
 * So, this driver is attributing one DIMM memory for one csrow.
 */
534
static int i7core_get_active_channels(const u8 socket, unsigned *channels,
535
				      unsigned *csrows)
536 537 538 539 540 541 542 543
{
	struct pci_dev *pdev = NULL;
	int i, j;
	u32 status, control;

	*channels = 0;
	*csrows = 0;

544
	pdev = get_pdev_slot_func(socket, 3, 0);
545
	if (!pdev) {
546 547
		i7core_printk(KERN_ERR, "Couldn't find socket %d fn 3.0!!!\n",
			      socket);
548
		return -ENODEV;
549
	}
550 551 552 553 554 555

	/* Device 3 function 0 reads */
	pci_read_config_dword(pdev, MC_STATUS, &status);
	pci_read_config_dword(pdev, MC_CONTROL, &control);

	for (i = 0; i < NUM_CHANS; i++) {
556
		u32 dimm_dod[3];
557 558 559 560 561
		/* Check if the channel is active */
		if (!(control & (1 << (8 + i))))
			continue;

		/* Check if the channel is disabled */
562
		if (status & (1 << i))
563 564
			continue;

565
		pdev = get_pdev_slot_func(socket, i + 4, 1);
566
		if (!pdev) {
567 568 569
			i7core_printk(KERN_ERR, "Couldn't find socket %d "
						"fn %d.%d!!!\n",
						socket, i + 4, 1);
570 571 572 573 574 575 576 577 578 579
			return -ENODEV;
		}
		/* Devices 4-6 function 1 */
		pci_read_config_dword(pdev,
				MC_DOD_CH_DIMM0, &dimm_dod[0]);
		pci_read_config_dword(pdev,
				MC_DOD_CH_DIMM1, &dimm_dod[1]);
		pci_read_config_dword(pdev,
				MC_DOD_CH_DIMM2, &dimm_dod[2]);

580
		(*channels)++;
581 582 583 584 585 586

		for (j = 0; j < 3; j++) {
			if (!DIMM_PRESENT(dimm_dod[j]))
				continue;
			(*csrows)++;
		}
587 588
	}

589
	debugf0("Number of active channels on socket %d: %d\n",
590
		socket, *channels);
591

592 593 594
	return 0;
}

595
static int get_dimm_config(const struct mem_ctl_info *mci)
596 597
{
	struct i7core_pvt *pvt = mci->pvt_info;
598
	struct csrow_info *csr;
599
	struct pci_dev *pdev;
600
	int i, j;
601
	int csrow = 0;
602
	unsigned long last_page = 0;
603
	enum edac_type mode;
604
	enum mem_type mtype;
605

606
	/* Get data from the MC register, function 0 */
607
	pdev = pvt->pci_mcr[0];
608
	if (!pdev)
609 610
		return -ENODEV;

611
	/* Device 3 function 0 reads */
612 613 614 615
	pci_read_config_dword(pdev, MC_CONTROL, &pvt->info.mc_control);
	pci_read_config_dword(pdev, MC_STATUS, &pvt->info.mc_status);
	pci_read_config_dword(pdev, MC_MAX_DOD, &pvt->info.max_dod);
	pci_read_config_dword(pdev, MC_CHANNEL_MAPPER, &pvt->info.ch_map);
616

617
	debugf0("QPI %d control=0x%08x status=0x%08x dod=0x%08x map=0x%08x\n",
618
		pvt->i7core_dev->socket, pvt->info.mc_control, pvt->info.mc_status,
619
		pvt->info.max_dod, pvt->info.ch_map);
620

621
	if (ECC_ENABLED(pvt)) {
622
		debugf0("ECC enabled with x%d SDCC\n", ECCx8(pvt) ? 8 : 4);
623 624 625 626 627
		if (ECCx8(pvt))
			mode = EDAC_S8ECD8ED;
		else
			mode = EDAC_S4ECD4ED;
	} else {
628
		debugf0("ECC disabled\n");
629 630
		mode = EDAC_NONE;
	}
631 632

	/* FIXME: need to handle the error codes */
633 634
	debugf0("DOD Max limits: DIMMS: %d, %d-ranked, %d-banked "
		"x%x x 0x%x\n",
635 636
		numdimms(pvt->info.max_dod),
		numrank(pvt->info.max_dod >> 2),
637
		numbank(pvt->info.max_dod >> 4),
638 639
		numrow(pvt->info.max_dod >> 6),
		numcol(pvt->info.max_dod >> 9));
640

641
	for (i = 0; i < NUM_CHANS; i++) {
642
		u32 data, dimm_dod[3], value[8];
643

644 645 646
		if (!pvt->pci_ch[i][0])
			continue;

647 648 649 650 651 652 653 654 655
		if (!CH_ACTIVE(pvt, i)) {
			debugf0("Channel %i is not active\n", i);
			continue;
		}
		if (CH_DISABLED(pvt, i)) {
			debugf0("Channel %i is disabled\n", i);
			continue;
		}

656
		/* Devices 4-6 function 0 */
657
		pci_read_config_dword(pvt->pci_ch[i][0],
658 659
				MC_CHANNEL_DIMM_INIT_PARAMS, &data);

660
		pvt->channel[i].ranks = (data & QUAD_RANK_PRESENT) ?
661
						4 : 2;
662

663 664
		if (data & REGISTERED_DIMM)
			mtype = MEM_RDDR3;
665
		else
666 667
			mtype = MEM_DDR3;
#if 0
668 669 670 671 672 673
		if (data & THREE_DIMMS_PRESENT)
			pvt->channel[i].dimms = 3;
		else if (data & SINGLE_QUAD_RANK_PRESENT)
			pvt->channel[i].dimms = 1;
		else
			pvt->channel[i].dimms = 2;
674 675 676
#endif

		/* Devices 4-6 function 1 */
677
		pci_read_config_dword(pvt->pci_ch[i][1],
678
				MC_DOD_CH_DIMM0, &dimm_dod[0]);
679
		pci_read_config_dword(pvt->pci_ch[i][1],
680
				MC_DOD_CH_DIMM1, &dimm_dod[1]);
681
		pci_read_config_dword(pvt->pci_ch[i][1],
682
				MC_DOD_CH_DIMM2, &dimm_dod[2]);
683

684
		debugf0("Ch%d phy rd%d, wr%d (0x%08x): "
685
			"%d ranks, %cDIMMs\n",
686 687 688
			i,
			RDLCH(pvt->info.ch_map, i), WRLCH(pvt->info.ch_map, i),
			data,
689
			pvt->channel[i].ranks,
690
			(data & REGISTERED_DIMM) ? 'R' : 'U');
691 692 693

		for (j = 0; j < 3; j++) {
			u32 banks, ranks, rows, cols;
694
			u32 size, npages;
695 696 697 698 699 700 701 702 703

			if (!DIMM_PRESENT(dimm_dod[j]))
				continue;

			banks = numbank(MC_DOD_NUMBANK(dimm_dod[j]));
			ranks = numrank(MC_DOD_NUMRANK(dimm_dod[j]));
			rows = numrow(MC_DOD_NUMROW(dimm_dod[j]));
			cols = numcol(MC_DOD_NUMCOL(dimm_dod[j]));

704 705 706
			/* DDR3 has 8 I/O banks */
			size = (rows * cols * banks * ranks) >> (20 - 3);

707
			pvt->channel[i].dimms++;
708

709 710 711
			debugf0("\tdimm %d %d Mb offset: %x, "
				"bank: %d, rank: %d, row: %#x, col: %#x\n",
				j, size,
712 713 714
				RANKOFFSET(dimm_dod[j]),
				banks, ranks, rows, cols);

715
			npages = MiB_TO_PAGES(size);
716

717
			csr = &mci->csrows[csrow];
718 719 720 721 722
			csr->first_page = last_page + 1;
			last_page += npages;
			csr->last_page = last_page;
			csr->nr_pages = npages;

723
			csr->page_mask = 0;
724
			csr->grain = 8;
725
			csr->csrow_idx = csrow;
726 727 728 729
			csr->nr_channels = 1;

			csr->channels[0].chan_idx = i;
			csr->channels[0].ce_count = 0;
730

731
			pvt->csrow_map[i][j] = csrow;
732

733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748
			switch (banks) {
			case 4:
				csr->dtype = DEV_X4;
				break;
			case 8:
				csr->dtype = DEV_X8;
				break;
			case 16:
				csr->dtype = DEV_X16;
				break;
			default:
				csr->dtype = DEV_UNKNOWN;
			}

			csr->edac_mode = mode;
			csr->mtype = mtype;
749 750 751 752
			snprintf(csr->channels[0].label,
					sizeof(csr->channels[0].label),
					"CPU#%uChannel#%u_DIMM#%u",
					pvt->i7core_dev->socket, i, j);
753

754
			csrow++;
755
		}
756

757 758 759 760 761 762 763 764
		pci_read_config_dword(pdev, MC_SAG_CH_0, &value[0]);
		pci_read_config_dword(pdev, MC_SAG_CH_1, &value[1]);
		pci_read_config_dword(pdev, MC_SAG_CH_2, &value[2]);
		pci_read_config_dword(pdev, MC_SAG_CH_3, &value[3]);
		pci_read_config_dword(pdev, MC_SAG_CH_4, &value[4]);
		pci_read_config_dword(pdev, MC_SAG_CH_5, &value[5]);
		pci_read_config_dword(pdev, MC_SAG_CH_6, &value[6]);
		pci_read_config_dword(pdev, MC_SAG_CH_7, &value[7]);
765
		debugf1("\t[%i] DIVBY3\tREMOVED\tOFFSET\n", i);
766
		for (j = 0; j < 8; j++)
767
			debugf1("\t\t%#x\t%#x\t%#x\n",
768 769
				(value[j] >> 27) & 0x1,
				(value[j] >> 24) & 0x7,
770
				(value[j] & ((1 << 24) - 1)));
771 772
	}

773 774 775
	return 0;
}

776 777 778 779 780 781 782 783 784 785 786
/****************************************************************************
			Error insertion routines
 ****************************************************************************/

/* The i7core has independent error injection features per channel.
   However, to have a simpler code, we don't allow enabling error injection
   on more than one channel.
   Also, since a change at an inject parameter will be applied only at enable,
   we're disabling error injection on all write calls to the sysfs nodes that
   controls the error code injection.
 */
787
static int disable_inject(const struct mem_ctl_info *mci)
788 789 790 791 792
{
	struct i7core_pvt *pvt = mci->pvt_info;

	pvt->inject.enable = 0;

793
	if (!pvt->pci_ch[pvt->inject.channel][0])
794 795
		return -ENODEV;

796
	pci_write_config_dword(pvt->pci_ch[pvt->inject.channel][0],
797
				MC_CHANNEL_ERROR_INJECT, 0);
798 799

	return 0;
800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816
}

/*
 * i7core inject inject.section
 *
 *	accept and store error injection inject.section value
 *	bit 0 - refers to the lower 32-byte half cacheline
 *	bit 1 - refers to the upper 32-byte half cacheline
 */
static ssize_t i7core_inject_section_store(struct mem_ctl_info *mci,
					   const char *data, size_t count)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	unsigned long value;
	int rc;

	if (pvt->inject.enable)
817
		disable_inject(mci);
818 819 820

	rc = strict_strtoul(data, 10, &value);
	if ((rc < 0) || (value > 3))
821
		return -EIO;
822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849

	pvt->inject.section = (u32) value;
	return count;
}

static ssize_t i7core_inject_section_show(struct mem_ctl_info *mci,
					      char *data)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	return sprintf(data, "0x%08x\n", pvt->inject.section);
}

/*
 * i7core inject.type
 *
 *	accept and store error injection inject.section value
 *	bit 0 - repeat enable - Enable error repetition
 *	bit 1 - inject ECC error
 *	bit 2 - inject parity error
 */
static ssize_t i7core_inject_type_store(struct mem_ctl_info *mci,
					const char *data, size_t count)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	unsigned long value;
	int rc;

	if (pvt->inject.enable)
850
		disable_inject(mci);
851 852 853

	rc = strict_strtoul(data, 10, &value);
	if ((rc < 0) || (value > 7))
854
		return -EIO;
855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884

	pvt->inject.type = (u32) value;
	return count;
}

static ssize_t i7core_inject_type_show(struct mem_ctl_info *mci,
					      char *data)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	return sprintf(data, "0x%08x\n", pvt->inject.type);
}

/*
 * i7core_inject_inject.eccmask_store
 *
 * The type of error (UE/CE) will depend on the inject.eccmask value:
 *   Any bits set to a 1 will flip the corresponding ECC bit
 *   Correctable errors can be injected by flipping 1 bit or the bits within
 *   a symbol pair (2 consecutive aligned 8-bit pairs - i.e. 7:0 and 15:8 or
 *   23:16 and 31:24). Flipping bits in two symbol pairs will cause an
 *   uncorrectable error to be injected.
 */
static ssize_t i7core_inject_eccmask_store(struct mem_ctl_info *mci,
					const char *data, size_t count)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	unsigned long value;
	int rc;

	if (pvt->inject.enable)
885
		disable_inject(mci);
886 887 888

	rc = strict_strtoul(data, 10, &value);
	if (rc < 0)
889
		return -EIO;
890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912

	pvt->inject.eccmask = (u32) value;
	return count;
}

static ssize_t i7core_inject_eccmask_show(struct mem_ctl_info *mci,
					      char *data)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	return sprintf(data, "0x%08x\n", pvt->inject.eccmask);
}

/*
 * i7core_addrmatch
 *
 * The type of error (UE/CE) will depend on the inject.eccmask value:
 *   Any bits set to a 1 will flip the corresponding ECC bit
 *   Correctable errors can be injected by flipping 1 bit or the bits within
 *   a symbol pair (2 consecutive aligned 8-bit pairs - i.e. 7:0 and 15:8 or
 *   23:16 and 31:24). Flipping bits in two symbol pairs will cause an
 *   uncorrectable error to be injected.
 */

913 914 915 916 917
#define DECLARE_ADDR_MATCH(param, limit)			\
static ssize_t i7core_inject_store_##param(			\
		struct mem_ctl_info *mci,			\
		const char *data, size_t count)			\
{								\
918
	struct i7core_pvt *pvt;					\
919 920 921
	long value;						\
	int rc;							\
								\
922 923 924
	debugf1("%s()\n", __func__);				\
	pvt = mci->pvt_info;					\
								\
925 926 927
	if (pvt->inject.enable)					\
		disable_inject(mci);				\
								\
928
	if (!strcasecmp(data, "any") || !strcasecmp(data, "any\n"))\
929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944
		value = -1;					\
	else {							\
		rc = strict_strtoul(data, 10, &value);		\
		if ((rc < 0) || (value >= limit))		\
			return -EIO;				\
	}							\
								\
	pvt->inject.param = value;				\
								\
	return count;						\
}								\
								\
static ssize_t i7core_inject_show_##param(			\
		struct mem_ctl_info *mci,			\
		char *data)					\
{								\
945 946 947 948
	struct i7core_pvt *pvt;					\
								\
	pvt = mci->pvt_info;					\
	debugf1("%s() pvt=%p\n", __func__, pvt);		\
949 950 951 952
	if (pvt->inject.param < 0)				\
		return sprintf(data, "any\n");			\
	else							\
		return sprintf(data, "%d\n", pvt->inject.param);\
953 954
}

955 956 957 958 959 960 961 962 963
#define ATTR_ADDR_MATCH(param)					\
	{							\
		.attr = {					\
			.name = #param,				\
			.mode = (S_IRUGO | S_IWUSR)		\
		},						\
		.show  = i7core_inject_show_##param,		\
		.store = i7core_inject_store_##param,		\
	}
964

965 966 967 968 969 970
DECLARE_ADDR_MATCH(channel, 3);
DECLARE_ADDR_MATCH(dimm, 3);
DECLARE_ADDR_MATCH(rank, 4);
DECLARE_ADDR_MATCH(bank, 32);
DECLARE_ADDR_MATCH(page, 0x10000);
DECLARE_ADDR_MATCH(col, 0x4000);
971

972
static int write_and_test(struct pci_dev *dev, const int where, const u32 val)
973 974 975 976
{
	u32 read;
	int count;

977 978 979 980
	debugf0("setting pci %02x:%02x.%x reg=%02x value=%08x\n",
		dev->bus->number, PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn),
		where, val);

981 982
	for (count = 0; count < 10; count++) {
		if (count)
983
			msleep(100);
984 985 986 987 988 989 990
		pci_write_config_dword(dev, where, val);
		pci_read_config_dword(dev, where, &read);

		if (read == val)
			return 0;
	}

991 992 993 994
	i7core_printk(KERN_ERR, "Error during set pci %02x:%02x.%x reg=%02x "
		"write=%08x. Read=%08x\n",
		dev->bus->number, PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn),
		where, val, read);
995 996 997 998

	return -EINVAL;
}

999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025
/*
 * This routine prepares the Memory Controller for error injection.
 * The error will be injected when some process tries to write to the
 * memory that matches the given criteria.
 * The criteria can be set in terms of a mask where dimm, rank, bank, page
 * and col can be specified.
 * A -1 value for any of the mask items will make the MCU to ignore
 * that matching criteria for error injection.
 *
 * It should be noticed that the error will only happen after a write operation
 * on a memory that matches the condition. if REPEAT_EN is not enabled at
 * inject mask, then it will produce just one error. Otherwise, it will repeat
 * until the injectmask would be cleaned.
 *
 * FIXME: This routine assumes that MAXNUMDIMMS value of MC_MAX_DOD
 *    is reliable enough to check if the MC is using the
 *    three channels. However, this is not clear at the datasheet.
 */
static ssize_t i7core_inject_enable_store(struct mem_ctl_info *mci,
				       const char *data, size_t count)
{
	struct i7core_pvt *pvt = mci->pvt_info;
	u32 injectmask;
	u64 mask = 0;
	int  rc;
	long enable;

1026
	if (!pvt->pci_ch[pvt->inject.channel][0])
1027 1028
		return 0;

1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041
	rc = strict_strtoul(data, 10, &enable);
	if ((rc < 0))
		return 0;

	if (enable) {
		pvt->inject.enable = 1;
	} else {
		disable_inject(mci);
		return count;
	}

	/* Sets pvt->inject.dimm mask */
	if (pvt->inject.dimm < 0)
1042
		mask |= 1LL << 41;
1043
	else {
1044
		if (pvt->channel[pvt->inject.channel].dimms > 2)
1045
			mask |= (pvt->inject.dimm & 0x3LL) << 35;
1046
		else
1047
			mask |= (pvt->inject.dimm & 0x1LL) << 36;
1048 1049 1050 1051
	}

	/* Sets pvt->inject.rank mask */
	if (pvt->inject.rank < 0)
1052
		mask |= 1LL << 40;
1053
	else {
1054
		if (pvt->channel[pvt->inject.channel].dimms > 2)
1055
			mask |= (pvt->inject.rank & 0x1LL) << 34;
1056
		else
1057
			mask |= (pvt->inject.rank & 0x3LL) << 34;
1058 1059 1060 1061
	}

	/* Sets pvt->inject.bank mask */
	if (pvt->inject.bank < 0)
1062
		mask |= 1LL << 39;
1063
	else
1064
		mask |= (pvt->inject.bank & 0x15LL) << 30;
1065 1066 1067

	/* Sets pvt->inject.page mask */
	if (pvt->inject.page < 0)
1068
		mask |= 1LL << 38;
1069
	else
1070
		mask |= (pvt->inject.page & 0xffff) << 14;
1071 1072 1073

	/* Sets pvt->inject.column mask */
	if (pvt->inject.col < 0)
1074
		mask |= 1LL << 37;
1075
	else
1076
		mask |= (pvt->inject.col & 0x3fff);
1077

1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089
	/*
	 * bit    0: REPEAT_EN
	 * bits 1-2: MASK_HALF_CACHELINE
	 * bit    3: INJECT_ECC
	 * bit    4: INJECT_ADDR_PARITY
	 */

	injectmask = (pvt->inject.type & 1) |
		     (pvt->inject.section & 0x3) << 1 |
		     (pvt->inject.type & 0x6) << (3 - 1);

	/* Unlock writes to registers - this register is write only */
1090
	pci_write_config_dword(pvt->pci_noncore,
1091
			       MC_CFG_CONTROL, 0x2);
1092

1093
	write_and_test(pvt->pci_ch[pvt->inject.channel][0],
1094
			       MC_CHANNEL_ADDR_MATCH, mask);
1095
	write_and_test(pvt->pci_ch[pvt->inject.channel][0],
1096 1097
			       MC_CHANNEL_ADDR_MATCH + 4, mask >> 32L);

1098
	write_and_test(pvt->pci_ch[pvt->inject.channel][0],
1099 1100
			       MC_CHANNEL_ERROR_MASK, pvt->inject.eccmask);

1101
	write_and_test(pvt->pci_ch[pvt->inject.channel][0],
1102
			       MC_CHANNEL_ERROR_INJECT, injectmask);
1103

1104
	/*
1105 1106 1107
	 * This is something undocumented, based on my tests
	 * Without writing 8 to this register, errors aren't injected. Not sure
	 * why.
1108
	 */
1109
	pci_write_config_dword(pvt->pci_noncore,
1110
			       MC_CFG_CONTROL, 8);
1111

1112 1113
	debugf0("Error inject addr match 0x%016llx, ecc 0x%08x,"
		" inject 0x%08x\n",
1114 1115
		mask, pvt->inject.eccmask, injectmask);

1116

1117 1118 1119 1120 1121 1122 1123
	return count;
}

static ssize_t i7core_inject_enable_show(struct mem_ctl_info *mci,
					char *data)
{
	struct i7core_pvt *pvt = mci->pvt_info;
1124 1125
	u32 injectmask;

1126 1127 1128
	if (!pvt->pci_ch[pvt->inject.channel][0])
		return 0;

1129
	pci_read_config_dword(pvt->pci_ch[pvt->inject.channel][0],
1130
			       MC_CHANNEL_ERROR_INJECT, &injectmask);
1131 1132 1133 1134 1135 1136

	debugf0("Inject error read: 0x%018x\n", injectmask);

	if (injectmask & 0x0c)
		pvt->inject.enable = 1;

1137 1138 1139
	return sprintf(data, "%d\n", pvt->inject.enable);
}

1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152
#define DECLARE_COUNTER(param)					\
static ssize_t i7core_show_counter_##param(			\
		struct mem_ctl_info *mci,			\
		char *data)					\
{								\
	struct i7core_pvt *pvt = mci->pvt_info;			\
								\
	debugf1("%s() \n", __func__);				\
	if (!pvt->ce_count_available || (pvt->is_registered))	\
		return sprintf(data, "data unavailable\n");	\
	return sprintf(data, "%lu\n",				\
			pvt->udimm_ce_count[param]);		\
}
1153

1154 1155 1156 1157 1158 1159 1160
#define ATTR_COUNTER(param)					\
	{							\
		.attr = {					\
			.name = __stringify(udimm##param),	\
			.mode = (S_IRUGO | S_IWUSR)		\
		},						\
		.show  = i7core_show_counter_##param		\
1161
	}
1162

1163 1164 1165
DECLARE_COUNTER(0);
DECLARE_COUNTER(1);
DECLARE_COUNTER(2);
1166

1167 1168 1169
/*
 * Sysfs struct
 */
1170

1171
static const struct mcidev_sysfs_attribute i7core_addrmatch_attrs[] = {
1172 1173 1174 1175 1176 1177
	ATTR_ADDR_MATCH(channel),
	ATTR_ADDR_MATCH(dimm),
	ATTR_ADDR_MATCH(rank),
	ATTR_ADDR_MATCH(bank),
	ATTR_ADDR_MATCH(page),
	ATTR_ADDR_MATCH(col),
1178
	{ } /* End of list */
1179 1180
};

1181
static const struct mcidev_sysfs_group i7core_inject_addrmatch = {
1182 1183 1184 1185
	.name  = "inject_addrmatch",
	.mcidev_attr = i7core_addrmatch_attrs,
};

1186
static const struct mcidev_sysfs_attribute i7core_udimm_counters_attrs[] = {
1187 1188 1189
	ATTR_COUNTER(0),
	ATTR_COUNTER(1),
	ATTR_COUNTER(2),
1190
	{ .attr = { .name = NULL } }
1191 1192
};

1193
static const struct mcidev_sysfs_group i7core_udimm_counters = {
1194 1195 1196 1197
	.name  = "all_channel_counts",
	.mcidev_attr = i7core_udimm_counters_attrs,
};

1198
static const struct mcidev_sysfs_attribute i7core_sysfs_rdimm_attrs[] = {
1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220
	{
		.attr = {
			.name = "inject_section",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_section_show,
		.store = i7core_inject_section_store,
	}, {
		.attr = {
			.name = "inject_type",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_type_show,
		.store = i7core_inject_type_store,
	}, {
		.attr = {
			.name = "inject_eccmask",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_eccmask_show,
		.store = i7core_inject_eccmask_store,
	}, {
1221
		.grp = &i7core_inject_addrmatch,
1222 1223 1224 1225 1226 1227 1228 1229
	}, {
		.attr = {
			.name = "inject_enable",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_enable_show,
		.store = i7core_inject_enable_store,
	},
1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267
	{ }	/* End of list */
};

static const struct mcidev_sysfs_attribute i7core_sysfs_udimm_attrs[] = {
	{
		.attr = {
			.name = "inject_section",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_section_show,
		.store = i7core_inject_section_store,
	}, {
		.attr = {
			.name = "inject_type",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_type_show,
		.store = i7core_inject_type_store,
	}, {
		.attr = {
			.name = "inject_eccmask",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_eccmask_show,
		.store = i7core_inject_eccmask_store,
	}, {
		.grp = &i7core_inject_addrmatch,
	}, {
		.attr = {
			.name = "inject_enable",
			.mode = (S_IRUGO | S_IWUSR)
		},
		.show  = i7core_inject_enable_show,
		.store = i7core_inject_enable_store,
	}, {
		.grp = &i7core_udimm_counters,
	},
	{ }	/* End of list */
1268 1269
};

1270 1271 1272 1273 1274
/****************************************************************************
	Device initialization routines: put/get, init/exit
 ****************************************************************************/

/*
1275
 *	i7core_put_all_devices	'put' all the devices that we have
1276 1277
 *				reserved via 'get'
 */
1278
static void i7core_put_devices(struct i7core_dev *i7core_dev)
1279
{
1280
	int i;
1281

1282
	debugf0(__FILE__ ": %s()\n", __func__);