clock-s3c2443.c 5.83 KB
Newer Older
1
2
/* linux/arch/arm/mach-s3c2443/clock.c
 *
3
 * Copyright (c) 2007, 2010 Simtec Electronics
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
 *	Ben Dooks <ben@simtec.co.uk>
 *
 * S3C2443 Clock control support
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
*/

#include <linux/init.h>
24

25
26
27
28
29
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/list.h>
#include <linux/errno.h>
#include <linux/err.h>
30
#include <linux/device.h>
31
32
33
#include <linux/clk.h>
#include <linux/mutex.h>
#include <linux/serial_core.h>
34
#include <linux/io.h>
35
36
37

#include <asm/mach/map.h>

38
#include <mach/hardware.h>
39

40
#include <mach/regs-s3c2443-clock.h>
41

42
43
#include <plat/cpu-freq.h>

44
#include <plat/s3c2443.h>
45
#include <plat/clock.h>
46
#include <plat/clock-clksrc.h>
47
#include <plat/cpu.h>
48
49
50
51
52
53
54
55
56
57
58
59

/* We currently have to assume that the system is running
 * from the XTPll input, and that all ***REFCLKs are being
 * fed from it, as we cannot read the state of OM[4] from
 * software.
 *
 * It would be possible for each board initialisation to
 * set the correct muxing at initialisation
*/

/* clock selections */

60
61
62
63
/* armdiv
 *
 * this clock is sourced from msysclk and can have a number of
 * divider values applied to it to then be fed into armclk.
64
65
 * The real clock definition is done in s3c2443-clock.c,
 * only the armdiv divisor table must be defined here.
66
67
*/

68
69
70
71
72
73
74
75
76
77
78
static unsigned int armdiv[16] = {
	[S3C2443_CLKDIV0_ARMDIV_1 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 1,
	[S3C2443_CLKDIV0_ARMDIV_2 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 2,
	[S3C2443_CLKDIV0_ARMDIV_3 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 3,
	[S3C2443_CLKDIV0_ARMDIV_4 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 4,
	[S3C2443_CLKDIV0_ARMDIV_6 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 6,
	[S3C2443_CLKDIV0_ARMDIV_8 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 8,
	[S3C2443_CLKDIV0_ARMDIV_12 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 12,
	[S3C2443_CLKDIV0_ARMDIV_16 >> S3C2443_CLKDIV0_ARMDIV_SHIFT]	= 16,
};

79
80
81
82
83
/* hsspi
 *
 * high-speed spi clock, sourced from esysclk
*/

84
85
static struct clksrc_clk clk_hsspi = {
	.clk	= {
86
		.name		= "hsspi-if",
87
		.parent		= &clk_esysclk.clk,
88
89
		.ctrlbit	= S3C2443_SCLKCON_HSSPICLK,
		.enable		= s3c2443_clkcon_enable_s,
90
	},
91
	.reg_div = { .reg = S3C2443_CLKDIV1, .size = 2, .shift = 4 },
92
93
94
95
96
97
98
99
100
101
};


/* clk_hsmcc_div
 *
 * this clock is sourced from epll, and is fed through a divider,
 * to a mux controlled by sclkcon where either it or a extclk can
 * be fed to the hsmmc block
*/

102
103
104
static struct clksrc_clk clk_hsmmc_div = {
	.clk	= {
		.name		= "hsmmc-div",
105
		.devname	= "s3c-sdhci.1",
106
		.parent		= &clk_esysclk.clk,
107
	},
108
	.reg_div = { .reg = S3C2443_CLKDIV1, .size = 2, .shift = 6 },
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
};

static int s3c2443_setparent_hsmmc(struct clk *clk, struct clk *parent)
{
	unsigned long clksrc = __raw_readl(S3C2443_SCLKCON);

	clksrc &= ~(S3C2443_SCLKCON_HSMMCCLK_EXT |
		    S3C2443_SCLKCON_HSMMCCLK_EPLL);

	if (parent == &clk_epll)
		clksrc |= S3C2443_SCLKCON_HSMMCCLK_EPLL;
	else if (parent == &clk_ext)
		clksrc |= S3C2443_SCLKCON_HSMMCCLK_EXT;
	else
		return -EINVAL;

	if (clk->usage > 0) {
		__raw_writel(clksrc, S3C2443_SCLKCON);
	}

	clk->parent = parent;
	return 0;
}

static int s3c2443_enable_hsmmc(struct clk *clk, int enable)
{
	return s3c2443_setparent_hsmmc(clk, clk->parent);
}

static struct clk clk_hsmmc = {
	.name		= "hsmmc-if",
140
	.devname	= "s3c-sdhci.1",
141
	.parent		= &clk_hsmmc_div.clk,
142
	.enable		= s3c2443_enable_hsmmc,
143
144
145
	.ops		= &(struct clk_ops) {
		.set_parent	= s3c2443_setparent_hsmmc,
	},
146
147
148
149
};

/* standard clock definitions */

150
static struct clk init_clocks_off[] = {
151
152
153
154
155
156
157
	{
		.name		= "sdi",
		.parent		= &clk_p,
		.enable		= s3c2443_clkcon_enable_p,
		.ctrlbit	= S3C2443_PCLKCON_SDI,
	}, {
		.name		= "spi",
158
		.devname	= "s3c2410-spi.0",
159
160
161
162
163
		.parent		= &clk_p,
		.enable		= s3c2443_clkcon_enable_p,
		.ctrlbit	= S3C2443_PCLKCON_SPI0,
	}, {
		.name		= "spi",
164
		.devname	= "s3c2410-spi.1",
165
166
167
168
169
170
171
172
		.parent		= &clk_p,
		.enable		= s3c2443_clkcon_enable_p,
		.ctrlbit	= S3C2443_PCLKCON_SPI1,
	}
};

/* clocks to add straight away */

173
static struct clksrc_clk *clksrcs[] __initdata = {
174
175
	&clk_hsspi,
	&clk_hsmmc_div,
176
177
178
};

static struct clk *clks[] __initdata = {
179
180
181
	&clk_hsmmc,
};

182
void __init_or_cpufreq s3c2443_setup_clocks(void)
183
{
184
	s3c2443_common_setup_clocks(s3c2443_get_mpll);
185
186
187
188
189
190
191
}

void __init s3c2443_init_clocks(int xtal)
{
	unsigned long epllcon = __raw_readl(S3C2443_EPLLCON);
	int ptr;

192
193
194
	clk_epll.rate = s3c2443_get_epll(epllcon, xtal);
	clk_epll.parent = &clk_epllref.clk;

195
	s3c2443_common_init_clocks(xtal, s3c2443_get_mpll,
196
197
				   armdiv, ARRAY_SIZE(armdiv),
				   S3C2443_CLKDIV0_ARMDIV_MASK);
198
199

	s3c2443_setup_clocks();
200

201
	s3c24xx_register_clocks(clks, ARRAY_SIZE(clks));
202

203
204
205
	for (ptr = 0; ptr < ARRAY_SIZE(clksrcs); ptr++)
		s3c_register_clksrc(clksrcs[ptr], 1);

206
	/* We must be careful disabling the clocks we are not intending to
207
	 * be using at boot time, as subsystems such as the LCD which do
208
209
210
211
212
213
214
215
216
217
	 * their own DMA requests to the bus can cause the system to lockup
	 * if they where in the middle of requesting bus access.
	 *
	 * Disabling the LCD clock if the LCD is active is very dangerous,
	 * and therefore the bootloader should be careful to not enable
	 * the LCD clock if it is not needed.
	*/

	/* install (and disable) the clocks we do not need immediately */

218
219
	s3c_register_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
	s3c_disable_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
220
221

	s3c_pwmclk_init();
222
}