cpl5_cmd.h 4.63 KB
Newer Older
1
2
3
/*****************************************************************************
 *                                                                           *
 * File: cpl5_cmd.h                                                          *
4
5
 * $Revision: 1.6 $                                                          *
 * $Date: 2005/06/21 18:29:47 $                                              *
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
 * Description:                                                              *
 *  part of the Chelsio 10Gb Ethernet Driver.                                *
 *                                                                           *
 * This program is free software; you can redistribute it and/or modify      *
 * it under the terms of the GNU General Public License, version 2, as       *
 * published by the Free Software Foundation.                                *
 *                                                                           *
 * You should have received a copy of the GNU General Public License along   *
 * with this program; if not, write to the Free Software Foundation, Inc.,   *
 * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.                 *
 *                                                                           *
 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED    *
 * WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF      *
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.                     *
 *                                                                           *
 * http://www.chelsio.com                                                    *
 *                                                                           *
 * Copyright (c) 2003 - 2005 Chelsio Communications, Inc.                    *
 * All rights reserved.                                                      *
 *                                                                           *
 * Maintainers: maintainers@chelsio.com                                      *
 *                                                                           *
 * Authors: Dimitrios Michailidis   <dm@chelsio.com>                         *
 *          Tina Yang               <tainay@chelsio.com>                     *
 *          Felix Marti             <felix@chelsio.com>                      *
 *          Scott Bardone           <sbardone@chelsio.com>                   *
 *          Kurt Ottaway            <kottaway@chelsio.com>                   *
 *          Frank DiMambro          <frank@chelsio.com>                      *
 *                                                                           *
 * History:                                                                  *
 *                                                                           *
 ****************************************************************************/

39
40
#ifndef _CXGB_CPL5_CMD_H_
#define _CXGB_CPL5_CMD_H_
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

#include <asm/byteorder.h>

#if !defined(__LITTLE_ENDIAN_BITFIELD) && !defined(__BIG_ENDIAN_BITFIELD)
#error "Adjust your <asm/byteorder.h> defines"
#endif

enum CPL_opcode {
	CPL_RX_PKT            = 0xAD,
	CPL_TX_PKT            = 0xB2,
	CPL_TX_PKT_LSO        = 0xB6,
};

enum {                /* TX_PKT_LSO ethernet types */
	CPL_ETH_II,
	CPL_ETH_II_VLAN,
	CPL_ETH_802_3,
	CPL_ETH_802_3_VLAN
};

struct cpl_rx_data {
62
63
64
65
66
67
	u32 rsvd0;
	u32 len;
	u32 seq;
	u16 urg;
	u8  rsvd1;
	u8  status;
68
69
70
71
72
73
74
75
};

/*
 * We want this header's alignment to be no more stringent than 2-byte aligned.
 * All fields are u8 or u16 except for the length.  However that field is not
 * used so we break it into 2 16-bit parts to easily meet our alignment needs.
 */
struct cpl_tx_pkt {
76
	u8 opcode;
77
#if defined(__LITTLE_ENDIAN_BITFIELD)
78
79
80
81
82
	u8 iff:4;
	u8 ip_csum_dis:1;
	u8 l4_csum_dis:1;
	u8 vlan_valid:1;
	u8 rsvd:1;
83
#else
84
85
86
87
88
	u8 rsvd:1;
	u8 vlan_valid:1;
	u8 l4_csum_dis:1;
	u8 ip_csum_dis:1;
	u8 iff:4;
89
#endif
90
91
92
	u16 vlan;
	u16 len_hi;
	u16 len_lo;
93
94
95
};

struct cpl_tx_pkt_lso {
96
	u8 opcode;
97
#if defined(__LITTLE_ENDIAN_BITFIELD)
98
99
100
101
102
	u8 iff:4;
	u8 ip_csum_dis:1;
	u8 l4_csum_dis:1;
	u8 vlan_valid:1;
	u8 rsvd:1;
103
#else
104
105
106
107
108
	u8 rsvd:1;
	u8 vlan_valid:1;
	u8 l4_csum_dis:1;
	u8 ip_csum_dis:1;
	u8 iff:4;
109
#endif
110
	u16 vlan;
111
	__be32 len;
112

113
114
	u32 rsvd2;
	u8 rsvd3;
115
#if defined(__LITTLE_ENDIAN_BITFIELD)
116
117
	u8 tcp_hdr_words:4;
	u8 ip_hdr_words:4;
118
#else
119
120
	u8 ip_hdr_words:4;
	u8 tcp_hdr_words:4;
121
#endif
122
	__be16 eth_type_mss;
123
124
125
};

struct cpl_rx_pkt {
126
	u8 opcode;
127
#if defined(__LITTLE_ENDIAN_BITFIELD)
128
129
130
131
132
	u8 iff:4;
	u8 csum_valid:1;
	u8 bad_pkt:1;
	u8 vlan_valid:1;
	u8 rsvd:1;
133
#else
134
135
136
137
138
	u8 rsvd:1;
	u8 vlan_valid:1;
	u8 bad_pkt:1;
	u8 csum_valid:1;
	u8 iff:4;
139
#endif
140
	u16 csum;
141
	__be16 vlan;
142
	u16 len;
143
144
};

145
#endif /* _CXGB_CPL5_CMD_H_ */