avic.c 6.29 KB
Newer Older
1
/*
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
 * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
 * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
 * MA  02110-1301, USA.
18 19
 */

Paulius Zaleckas's avatar
Paulius Zaleckas committed
20
#include <linux/module.h>
21
#include <linux/irq.h>
22
#include <linux/irqdomain.h>
23
#include <linux/io.h>
24
#include <linux/of.h>
25
#include <mach/common.h>
Paulius Zaleckas's avatar
Paulius Zaleckas committed
26
#include <asm/mach/irq.h>
27
#include <asm/exception.h>
28
#include <mach/hardware.h>
29

30 31
#include "irq-common.h"

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
#define AVIC_INTCNTL		0x00	/* int control reg */
#define AVIC_NIMASK		0x04	/* int mask reg */
#define AVIC_INTENNUM		0x08	/* int enable number reg */
#define AVIC_INTDISNUM		0x0C	/* int disable number reg */
#define AVIC_INTENABLEH		0x10	/* int enable reg high */
#define AVIC_INTENABLEL		0x14	/* int enable reg low */
#define AVIC_INTTYPEH		0x18	/* int type reg high */
#define AVIC_INTTYPEL		0x1C	/* int type reg low */
#define AVIC_NIPRIORITY(x)	(0x20 + 4 * (7 - (x))) /* int priority */
#define AVIC_NIVECSR		0x40	/* norm int vector/status */
#define AVIC_FIVECSR		0x44	/* fast int vector/status */
#define AVIC_INTSRCH		0x48	/* int source reg high */
#define AVIC_INTSRCL		0x4C	/* int source reg low */
#define AVIC_INTFRCH		0x50	/* int force reg high */
#define AVIC_INTFRCL		0x54	/* int force reg low */
#define AVIC_NIPNDH		0x58	/* norm int pending high */
#define AVIC_NIPNDL		0x5C	/* norm int pending low */
#define AVIC_FIPNDH		0x60	/* fast int pending high */
#define AVIC_FIPNDL		0x64	/* fast int pending low */

52 53
#define AVIC_NUM_IRQS 64

54
void __iomem *avic_base;
55
static struct irq_domain *domain;
56

57 58
static u32 avic_saved_mask_reg[2];

Darius Augulis's avatar
Darius Augulis committed
59
#ifdef CONFIG_MXC_IRQ_PRIOR
60 61
static int avic_irq_set_priority(unsigned char irq, unsigned char prio)
{
62
	struct irq_data *d = irq_get_irq_data(irq);
63 64 65
	unsigned int temp;
	unsigned int mask = 0x0F << irq % 8 * 4;

66 67
	irq = d->hwirq;

68
	if (irq >= AVIC_NUM_IRQS)
69
		return -EINVAL;
70

71
	temp = __raw_readl(avic_base + AVIC_NIPRIORITY(irq / 8));
72 73 74
	temp &= ~mask;
	temp |= prio & mask;

75
	__raw_writel(temp, avic_base + AVIC_NIPRIORITY(irq / 8));
Darius Augulis's avatar
Darius Augulis committed
76 77

	return 0;
78
}
79
#endif
80

Paulius Zaleckas's avatar
Paulius Zaleckas committed
81
#ifdef CONFIG_FIQ
82
static int avic_set_irq_fiq(unsigned int irq, unsigned int type)
Paulius Zaleckas's avatar
Paulius Zaleckas committed
83
{
84
	struct irq_data *d = irq_get_irq_data(irq);
Paulius Zaleckas's avatar
Paulius Zaleckas committed
85 86
	unsigned int irqt;

87 88
	irq = d->hwirq;

89
	if (irq >= AVIC_NUM_IRQS)
Paulius Zaleckas's avatar
Paulius Zaleckas committed
90 91
		return -EINVAL;

92
	if (irq < AVIC_NUM_IRQS / 2) {
93 94
		irqt = __raw_readl(avic_base + AVIC_INTTYPEL) & ~(1 << irq);
		__raw_writel(irqt | (!!type << irq), avic_base + AVIC_INTTYPEL);
Paulius Zaleckas's avatar
Paulius Zaleckas committed
95
	} else {
96
		irq -= AVIC_NUM_IRQS / 2;
97 98
		irqt = __raw_readl(avic_base + AVIC_INTTYPEH) & ~(1 << irq);
		__raw_writel(irqt | (!!type << irq), avic_base + AVIC_INTTYPEH);
Paulius Zaleckas's avatar
Paulius Zaleckas committed
99 100 101 102 103 104
	}

	return 0;
}
#endif /* CONFIG_FIQ */

105

106
static struct mxc_extra_irq avic_extra_irq = {
107 108 109 110 111 112
#ifdef CONFIG_MXC_IRQ_PRIOR
	.set_priority = avic_irq_set_priority,
#endif
#ifdef CONFIG_FIQ
	.set_irq_fiq = avic_set_irq_fiq,
#endif
113 114
};

115 116 117 118 119
#ifdef CONFIG_PM
static void avic_irq_suspend(struct irq_data *d)
{
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct irq_chip_type *ct = gc->chip_types;
120
	int idx = d->hwirq >> 5;
121 122 123 124 125 126 127 128 129

	avic_saved_mask_reg[idx] = __raw_readl(avic_base + ct->regs.mask);
	__raw_writel(gc->wake_active, avic_base + ct->regs.mask);
}

static void avic_irq_resume(struct irq_data *d)
{
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct irq_chip_type *ct = gc->chip_types;
130
	int idx = d->hwirq >> 5;
131 132 133 134 135 136 137 138 139

	__raw_writel(avic_saved_mask_reg[idx], avic_base + ct->regs.mask);
}

#else
#define avic_irq_suspend NULL
#define avic_irq_resume NULL
#endif

140
static __init void avic_init_gc(int idx, unsigned int irq_start)
141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162
{
	struct irq_chip_generic *gc;
	struct irq_chip_type *ct;

	gc = irq_alloc_generic_chip("mxc-avic", 1, irq_start, avic_base,
				    handle_level_irq);
	gc->private = &avic_extra_irq;
	gc->wake_enabled = IRQ_MSK(32);

	ct = gc->chip_types;
	ct->chip.irq_mask = irq_gc_mask_clr_bit;
	ct->chip.irq_unmask = irq_gc_mask_set_bit;
	ct->chip.irq_ack = irq_gc_mask_clr_bit;
	ct->chip.irq_set_wake = irq_gc_set_wake;
	ct->chip.irq_suspend = avic_irq_suspend;
	ct->chip.irq_resume = avic_irq_resume;
	ct->regs.mask = !idx ? AVIC_INTENABLEL : AVIC_INTENABLEH;
	ct->regs.ack = ct->regs.mask;

	irq_setup_generic_chip(gc, IRQ_MSK(32), 0, IRQ_NOREQUEST, 0);
}

163 164 165 166 167 168 169 170 171
asmlinkage void __exception_irq_entry avic_handle_irq(struct pt_regs *regs)
{
	u32 nivector;

	do {
		nivector = __raw_readl(avic_base + AVIC_NIVECSR) >> 16;
		if (nivector == 0xffff)
			break;

172
		handle_IRQ(irq_find_mapping(domain, nivector), regs);
173 174 175
	} while (1);
}

176
/*
177 178 179 180
 * This function initializes the AVIC hardware and disables all the
 * interrupts. It registers the interrupt enable and disable functions
 * to the kernel for each interrupt source.
 */
181
void __init mxc_init_irq(void __iomem *irqbase)
182
{
183 184
	struct device_node *np;
	int irq_base;
185 186
	int i;

187
	avic_base = irqbase;
188

189 190 191
	/* put the AVIC into the reset value with
	 * all interrupts disabled
	 */
192 193
	__raw_writel(0, avic_base + AVIC_INTCNTL);
	__raw_writel(0x1f, avic_base + AVIC_NIMASK);
194 195

	/* disable all interrupts */
196 197
	__raw_writel(0, avic_base + AVIC_INTENABLEH);
	__raw_writel(0, avic_base + AVIC_INTENABLEL);
198 199

	/* all IRQ no FIQ */
200 201
	__raw_writel(0, avic_base + AVIC_INTTYPEH);
	__raw_writel(0, avic_base + AVIC_INTTYPEL);
202

203 204 205 206 207 208 209 210 211 212
	irq_base = irq_alloc_descs(-1, 0, AVIC_NUM_IRQS, numa_node_id());
	WARN_ON(irq_base < 0);

	np = of_find_compatible_node(NULL, NULL, "fsl,avic");
	domain = irq_domain_add_legacy(np, AVIC_NUM_IRQS, irq_base, 0,
				       &irq_domain_simple_ops, NULL);
	WARN_ON(!domain);

	for (i = 0; i < AVIC_NUM_IRQS / 32; i++, irq_base += 32)
		avic_init_gc(i, irq_base);
213

214 215
	/* Set default priority value (0) for all IRQ's */
	for (i = 0; i < 8; i++)
216
		__raw_writel(0, avic_base + AVIC_NIPRIORITY(i));
217

Paulius Zaleckas's avatar
Paulius Zaleckas committed
218 219 220 221 222
#ifdef CONFIG_FIQ
	/* Initialize FIQ */
	init_FIQ();
#endif

223 224
	printk(KERN_INFO "MXC IRQ initialized\n");
}