hda_intel.c 67.8 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
/*
 *
3
4
 *  hda_intel.c - Implementation of primary alsa driver code base
 *                for Intel HD Audio.
Linus Torvalds's avatar
Linus Torvalds committed
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
 *
 *  Copyright(c) 2004 Intel Corporation. All rights reserved.
 *
 *  Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
 *                     PeiSen Hou <pshou@realtek.com.tw>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License as published by the Free
 *  Software Foundation; either version 2 of the License, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 *  more details.
 *
 *  You should have received a copy of the GNU General Public License along with
 *  this program; if not, write to the Free Software Foundation, Inc., 59
 *  Temple Place - Suite 330, Boston, MA  02111-1307, USA.
 *
 *  CONTACTS:
 *
 *  Matt Jared		matt.jared@intel.com
 *  Andy Kopp		andy.kopp@intel.com
 *  Dan Kogan		dan.d.kogan@intel.com
 *
 *  CHANGES:
 *
 *  2004.12.01	Major rewrite by tiwai, merged the work of pshou
 * 
 */

#include <asm/io.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
40
#include <linux/kernel.h>
Linus Torvalds's avatar
Linus Torvalds committed
41
#include <linux/module.h>
42
#include <linux/dma-mapping.h>
Linus Torvalds's avatar
Linus Torvalds committed
43
44
45
46
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/pci.h>
47
#include <linux/mutex.h>
Takashi Iwai's avatar
Takashi Iwai committed
48
#include <linux/reboot.h>
Linus Torvalds's avatar
Linus Torvalds committed
49
50
51
52
53
#include <sound/core.h>
#include <sound/initval.h>
#include "hda_codec.h"


54
55
56
57
58
static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
static char *model[SNDRV_CARDS];
static int position_fix[SNDRV_CARDS];
59
static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
60
static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
61
static int probe_only[SNDRV_CARDS];
62
static int single_cmd;
63
static int enable_msi;
Linus Torvalds's avatar
Linus Torvalds committed
64

65
module_param_array(index, int, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
66
MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
67
module_param_array(id, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
68
MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
69
70
71
module_param_array(enable, bool, NULL, 0444);
MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
module_param_array(model, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
72
MODULE_PARM_DESC(model, "Use the given board model.");
73
module_param_array(position_fix, int, NULL, 0444);
74
MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
75
		 "(0 = auto, 1 = none, 2 = POSBUF).");
76
77
module_param_array(bdl_pos_adj, int, NULL, 0644);
MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
78
module_param_array(probe_mask, int, NULL, 0444);
79
MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
80
81
module_param_array(probe_only, bool, NULL, 0444);
MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
82
module_param(single_cmd, bool, 0444);
83
84
MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
		 "(for debugging only).");
85
module_param(enable_msi, int, 0444);
86
MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
87

88
#ifdef CONFIG_SND_HDA_POWER_SAVE
89
90
91
92
static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
module_param(power_save, int, 0644);
MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
		 "(in second, 0 = disable).");
Linus Torvalds's avatar
Linus Torvalds committed
93

94
95
96
97
98
99
100
101
102
/* reset the HD-audio controller in power save mode.
 * this may give more power-saving, but will take longer time to
 * wake up.
 */
static int power_save_controller = 1;
module_param(power_save_controller, bool, 0644);
MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
#endif

Linus Torvalds's avatar
Linus Torvalds committed
103
104
105
MODULE_LICENSE("GPL");
MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
			 "{Intel, ICH6M},"
106
			 "{Intel, ICH7},"
107
			 "{Intel, ESB2},"
108
			 "{Intel, ICH8},"
109
			 "{Intel, ICH9},"
110
			 "{Intel, ICH10},"
111
			 "{Intel, PCH},"
112
			 "{Intel, SCH},"
113
			 "{ATI, SB450},"
114
			 "{ATI, SB600},"
115
			 "{ATI, RS600},"
116
			 "{ATI, RS690},"
117
118
			 "{ATI, RS780},"
			 "{ATI, R600},"
119
120
			 "{ATI, RV630},"
			 "{ATI, RV610},"
121
122
123
124
			 "{ATI, RV670},"
			 "{ATI, RV635},"
			 "{ATI, RV620},"
			 "{ATI, RV770},"
125
			 "{VIA, VT8251},"
126
			 "{VIA, VT8237A},"
127
128
			 "{SiS, SIS966},"
			 "{ULI, M5461}}");
Linus Torvalds's avatar
Linus Torvalds committed
129
130
MODULE_DESCRIPTION("Intel HDA driver");

131
132
133
#ifdef CONFIG_SND_VERBOSE_PRINTK
#define SFX	/* nop */
#else
Linus Torvalds's avatar
Linus Torvalds committed
134
#define SFX	"hda-intel: "
135
#endif
136

Linus Torvalds's avatar
Linus Torvalds committed
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
/*
 * registers
 */
#define ICH6_REG_GCAP			0x00
#define ICH6_REG_VMIN			0x02
#define ICH6_REG_VMAJ			0x03
#define ICH6_REG_OUTPAY			0x04
#define ICH6_REG_INPAY			0x06
#define ICH6_REG_GCTL			0x08
#define ICH6_REG_WAKEEN			0x0c
#define ICH6_REG_STATESTS		0x0e
#define ICH6_REG_GSTS			0x10
#define ICH6_REG_INTCTL			0x20
#define ICH6_REG_INTSTS			0x24
#define ICH6_REG_WALCLK			0x30
#define ICH6_REG_SYNC			0x34	
#define ICH6_REG_CORBLBASE		0x40
#define ICH6_REG_CORBUBASE		0x44
#define ICH6_REG_CORBWP			0x48
#define ICH6_REG_CORBRP			0x4A
#define ICH6_REG_CORBCTL		0x4c
#define ICH6_REG_CORBSTS		0x4d
#define ICH6_REG_CORBSIZE		0x4e

#define ICH6_REG_RIRBLBASE		0x50
#define ICH6_REG_RIRBUBASE		0x54
#define ICH6_REG_RIRBWP			0x58
#define ICH6_REG_RINTCNT		0x5a
#define ICH6_REG_RIRBCTL		0x5c
#define ICH6_REG_RIRBSTS		0x5d
#define ICH6_REG_RIRBSIZE		0x5e

#define ICH6_REG_IC			0x60
#define ICH6_REG_IR			0x64
#define ICH6_REG_IRS			0x68
#define   ICH6_IRS_VALID	(1<<1)
#define   ICH6_IRS_BUSY		(1<<0)

#define ICH6_REG_DPLBASE		0x70
#define ICH6_REG_DPUBASE		0x74
#define   ICH6_DPLBASE_ENABLE	0x1	/* Enable position buffer */

/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };

/* stream register offsets from stream base */
#define ICH6_REG_SD_CTL			0x00
#define ICH6_REG_SD_STS			0x03
#define ICH6_REG_SD_LPIB		0x04
#define ICH6_REG_SD_CBL			0x08
#define ICH6_REG_SD_LVI			0x0c
#define ICH6_REG_SD_FIFOW		0x0e
#define ICH6_REG_SD_FIFOSIZE		0x10
#define ICH6_REG_SD_FORMAT		0x12
#define ICH6_REG_SD_BDLPL		0x18
#define ICH6_REG_SD_BDLPU		0x1c

/* PCI space */
#define ICH6_PCIREG_TCSEL	0x44

/*
 * other constants
 */

/* max number of SDs */
202
203
204
205
206
207
208
209
/* ICH, ATI and VIA have 4 playback and 4 capture */
#define ICH6_NUM_CAPTURE	4
#define ICH6_NUM_PLAYBACK	4

/* ULI has 6 playback and 5 capture */
#define ULI_NUM_CAPTURE		5
#define ULI_NUM_PLAYBACK	6

210
211
212
213
/* ATI HDMI has 1 playback and 0 capture */
#define ATIHDMI_NUM_CAPTURE	0
#define ATIHDMI_NUM_PLAYBACK	1

214
215
216
217
/* TERA has 4 playback and 3 capture */
#define TERA_NUM_CAPTURE	3
#define TERA_NUM_PLAYBACK	4

218
219
220
/* this number is statically defined for simplicity */
#define MAX_AZX_DEV		16

Linus Torvalds's avatar
Linus Torvalds committed
221
/* max number of fragments - we may use more if allocating more pages for BDL */
222
223
224
#define BDL_SIZE		4096
#define AZX_MAX_BDL_ENTRIES	(BDL_SIZE / 16)
#define AZX_MAX_FRAG		32
Linus Torvalds's avatar
Linus Torvalds committed
225
226
227
/* max buffer size - no h/w limit, you can increase as you like */
#define AZX_MAX_BUF_SIZE	(1024*1024*1024)
/* max number of PCM devics per card */
228
#define AZX_MAX_PCMS		8
Linus Torvalds's avatar
Linus Torvalds committed
229
230
231
232
233
234

/* RIRB int mask: overrun[2], response[0] */
#define RIRB_INT_RESPONSE	0x01
#define RIRB_INT_OVERRUN	0x04
#define RIRB_INT_MASK		0x05

235
236
237
/* STATESTS int mask: S3,SD2,SD1,SD0 */
#define AZX_MAX_CODECS		4
#define STATESTS_INT_MASK	0x0f
Linus Torvalds's avatar
Linus Torvalds committed
238
239
240
241

/* SD_CTL bits */
#define SD_CTL_STREAM_RESET	0x01	/* stream reset bit */
#define SD_CTL_DMA_START	0x02	/* stream DMA start bit */
242
243
244
#define SD_CTL_STRIPE		(3 << 16)	/* stripe control */
#define SD_CTL_TRAFFIC_PRIO	(1 << 18)	/* traffic priority */
#define SD_CTL_DIR		(1 << 19)	/* bi-directional stream */
Linus Torvalds's avatar
Linus Torvalds committed
245
246
247
248
249
250
251
#define SD_CTL_STREAM_TAG_MASK	(0xf << 20)
#define SD_CTL_STREAM_TAG_SHIFT	20

/* SD_CTL and SD_STS */
#define SD_INT_DESC_ERR		0x10	/* descriptor error interrupt */
#define SD_INT_FIFO_ERR		0x08	/* FIFO error interrupt */
#define SD_INT_COMPLETE		0x04	/* completion interrupt */
252
253
#define SD_INT_MASK		(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
				 SD_INT_COMPLETE)
Linus Torvalds's avatar
Linus Torvalds committed
254
255
256
257
258

/* SD_STS */
#define SD_STS_FIFO_READY	0x20	/* FIFO ready */

/* INTCTL and INTSTS */
259
260
261
#define ICH6_INT_ALL_STREAM	0xff	   /* all stream interrupts */
#define ICH6_INT_CTRL_EN	0x40000000 /* controller interrupt enable bit */
#define ICH6_INT_GLOBAL_EN	0x80000000 /* global interrupt enable bit */
Linus Torvalds's avatar
Linus Torvalds committed
262

263
264
265
/* GCTL unsolicited response enable bit */
#define ICH6_GCTL_UREN		(1<<8)

Linus Torvalds's avatar
Linus Torvalds committed
266
267
268
269
270
271
272
273
274
275
276
/* GCTL reset bit */
#define ICH6_GCTL_RESET		(1<<0)

/* CORB/RIRB control, read/write pointer */
#define ICH6_RBCTL_DMA_EN	0x02	/* enable DMA */
#define ICH6_RBCTL_IRQ_EN	0x01	/* enable IRQ */
#define ICH6_RBRWP_CLR		0x8000	/* read/write pointer clear */
/* below are so far hardcoded - should read registers in future */
#define ICH6_MAX_CORB_ENTRIES	256
#define ICH6_MAX_RIRB_ENTRIES	256

277
278
/* position fix mode */
enum {
279
	POS_FIX_AUTO,
280
	POS_FIX_LPIB,
281
	POS_FIX_POSBUF,
282
};
Linus Torvalds's avatar
Linus Torvalds committed
283

284
285
286
287
/* Defines for ATI HD Audio support in SB450 south bridge */
#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR   0x42
#define ATI_SB450_HDAUDIO_ENABLE_SNOOP      0x02

288
289
290
/* Defines for Nvidia HDA support */
#define NVIDIA_HDA_TRANSREG_ADDR      0x4e
#define NVIDIA_HDA_ENABLE_COHBITS     0x0f
291
292
293
#define NVIDIA_HDA_ISTRM_COH          0x4d
#define NVIDIA_HDA_OSTRM_COH          0x4c
#define NVIDIA_HDA_ENABLE_COHBIT      0x01
294

295
296
297
298
/* Defines for Intel SCH HDA snoop control */
#define INTEL_SCH_HDA_DEVC      0x78
#define INTEL_SCH_HDA_DEVC_NOSNOOP       (0x1<<11)

299
300
301
302
303
/* Define IN stream 0 FIFO size offset in VIA controller */
#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET	0x90
/* Define VIA HD Audio Device ID*/
#define VIA_HDAC_DEVICE_ID		0x3288

304
305
/* HD Audio class code */
#define PCI_CLASS_MULTIMEDIA_HD_AUDIO	0x0403
306

Linus Torvalds's avatar
Linus Torvalds committed
307
308
309
/*
 */

310
struct azx_dev {
311
	struct snd_dma_buffer bdl; /* BDL buffer */
312
	u32 *posbuf;		/* position buffer pointer */
Linus Torvalds's avatar
Linus Torvalds committed
313

314
	unsigned int bufsize;	/* size of the play buffer in bytes */
315
	unsigned int period_bytes; /* size of the period in bytes */
316
317
	unsigned int frags;	/* number for period in the play buffer */
	unsigned int fifo_size;	/* FIFO size */
318
319
	unsigned long start_jiffies;	/* start + minimum jiffies */
	unsigned long min_jiffies;	/* minimum jiffies before position is valid */
Linus Torvalds's avatar
Linus Torvalds committed
320

321
	void __iomem *sd_addr;	/* stream descriptor pointer */
Linus Torvalds's avatar
Linus Torvalds committed
322

323
	u32 sd_int_sta_mask;	/* stream int status mask */
Linus Torvalds's avatar
Linus Torvalds committed
324
325

	/* pcm support */
326
327
328
329
330
331
	struct snd_pcm_substream *substream;	/* assigned substream,
						 * set in PCM open
						 */
	unsigned int format_val;	/* format value to be set in the
					 * controller and the codec
					 */
Linus Torvalds's avatar
Linus Torvalds committed
332
333
334
	unsigned char stream_tag;	/* assigned stream */
	unsigned char index;		/* stream index */

335
336
	unsigned int opened :1;
	unsigned int running :1;
337
	unsigned int irq_pending :1;
338
	unsigned int start_flag: 1;	/* stream full start flag */
339
340
341
342
343
344
	/*
	 * For VIA:
	 *  A flag to ensure DMA position is 0
	 *  when link position is not greater than FIFO size
	 */
	unsigned int insufficient :1;
Linus Torvalds's avatar
Linus Torvalds committed
345
346
347
};

/* CORB/RIRB */
348
struct azx_rb {
Linus Torvalds's avatar
Linus Torvalds committed
349
350
351
352
353
354
355
356
357
358
	u32 *buf;		/* CORB/RIRB buffer
				 * Each CORB entry is 4byte, RIRB is 8byte
				 */
	dma_addr_t addr;	/* physical address of CORB/RIRB buffer */
	/* for RIRB */
	unsigned short rp, wp;	/* read/write pointers */
	int cmds;		/* number of pending requests */
	u32 res;		/* last read value */
};

359
360
struct azx {
	struct snd_card *card;
Linus Torvalds's avatar
Linus Torvalds committed
361
	struct pci_dev *pci;
362
	int dev_index;
Linus Torvalds's avatar
Linus Torvalds committed
363

364
365
366
367
368
369
370
371
	/* chip type specific */
	int driver_type;
	int playback_streams;
	int playback_index_offset;
	int capture_streams;
	int capture_index_offset;
	int num_streams;

Linus Torvalds's avatar
Linus Torvalds committed
372
373
374
375
376
377
378
	/* pci resources */
	unsigned long addr;
	void __iomem *remap_addr;
	int irq;

	/* locks */
	spinlock_t reg_lock;
379
	struct mutex open_mutex;
Linus Torvalds's avatar
Linus Torvalds committed
380

381
	/* streams (x num_streams) */
382
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
383
384

	/* PCM */
385
	struct snd_pcm *pcm[AZX_MAX_PCMS];
Linus Torvalds's avatar
Linus Torvalds committed
386
387
388

	/* HD codec */
	unsigned short codec_mask;
389
	int  codec_probe_mask; /* copied from probe_mask option */
Linus Torvalds's avatar
Linus Torvalds committed
390
391
392
	struct hda_bus *bus;

	/* CORB/RIRB */
393
394
	struct azx_rb corb;
	struct azx_rb rirb;
Linus Torvalds's avatar
Linus Torvalds committed
395

396
	/* CORB/RIRB and position buffers */
Linus Torvalds's avatar
Linus Torvalds committed
397
398
	struct snd_dma_buffer rb;
	struct snd_dma_buffer posbuf;
399
400
401

	/* flags */
	int position_fix;
402
	unsigned int running :1;
403
404
405
	unsigned int initialized :1;
	unsigned int single_cmd :1;
	unsigned int polling_mode :1;
406
	unsigned int msi :1;
407
	unsigned int irq_pending_warned :1;
408
	unsigned int via_dmapos_patch :1; /* enable DMA-position fix for VIA */
409
	unsigned int probing :1; /* codec probing phase */
410
411
412

	/* for debugging */
	unsigned int last_cmd;	/* last issued command (to sync) */
413
414
415

	/* for pending irqs */
	struct work_struct irq_pending_work;
Takashi Iwai's avatar
Takashi Iwai committed
416
417
418

	/* reboot notifier (for mysterious hangup problem at power-down) */
	struct notifier_block reboot_notifier;
Linus Torvalds's avatar
Linus Torvalds committed
419
420
};

421
422
423
/* driver types */
enum {
	AZX_DRIVER_ICH,
424
	AZX_DRIVER_SCH,
425
	AZX_DRIVER_ATI,
426
	AZX_DRIVER_ATIHDMI,
427
428
429
	AZX_DRIVER_VIA,
	AZX_DRIVER_SIS,
	AZX_DRIVER_ULI,
430
	AZX_DRIVER_NVIDIA,
431
	AZX_DRIVER_TERA,
432
	AZX_DRIVER_GENERIC,
433
	AZX_NUM_DRIVERS, /* keep this as last entry */
434
435
436
437
};

static char *driver_short_names[] __devinitdata = {
	[AZX_DRIVER_ICH] = "HDA Intel",
438
	[AZX_DRIVER_SCH] = "HDA Intel MID",
439
	[AZX_DRIVER_ATI] = "HDA ATI SB",
440
	[AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
441
442
	[AZX_DRIVER_VIA] = "HDA VIA VT82xx",
	[AZX_DRIVER_SIS] = "HDA SIS966",
443
444
	[AZX_DRIVER_ULI] = "HDA ULI M5461",
	[AZX_DRIVER_NVIDIA] = "HDA NVidia",
445
	[AZX_DRIVER_TERA] = "HDA Teradici", 
446
	[AZX_DRIVER_GENERIC] = "HD-Audio Generic",
447
448
};

Linus Torvalds's avatar
Linus Torvalds committed
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
/*
 * macros for easy use
 */
#define azx_writel(chip,reg,value) \
	writel(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readl(chip,reg) \
	readl((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writew(chip,reg,value) \
	writew(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readw(chip,reg) \
	readw((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writeb(chip,reg,value) \
	writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readb(chip,reg) \
	readb((chip)->remap_addr + ICH6_REG_##reg)

#define azx_sd_writel(dev,reg,value) \
	writel(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readl(dev,reg) \
	readl((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writew(dev,reg,value) \
	writew(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readw(dev,reg) \
	readw((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writeb(dev,reg,value) \
	writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readb(dev,reg) \
	readb((dev)->sd_addr + ICH6_REG_##reg)

/* for pcm support */
479
#define get_azx_dev(substream) (substream->runtime->private_data)
Linus Torvalds's avatar
Linus Torvalds committed
480

481
static int azx_acquire_irq(struct azx *chip, int do_disconnect);
Linus Torvalds's avatar
Linus Torvalds committed
482
483
484
485
486
487
488
489

/*
 * Interface for HD codec
 */

/*
 * CORB / RIRB interface
 */
490
static int azx_alloc_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
491
492
493
494
{
	int err;

	/* single page (at least 4096 bytes) must suffice for both ringbuffes */
495
496
	err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
				  snd_dma_pci_data(chip->pci),
Linus Torvalds's avatar
Linus Torvalds committed
497
498
499
500
501
502
503
504
				  PAGE_SIZE, &chip->rb);
	if (err < 0) {
		snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
		return err;
	}
	return 0;
}

505
static void azx_init_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
506
507
508
509
510
{
	/* CORB set up */
	chip->corb.addr = chip->rb.addr;
	chip->corb.buf = (u32 *)chip->rb.area;
	azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
511
	azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
512

513
514
	/* set the corb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, CORBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
515
516
517
518
519
520
521
522
523
524
	/* set the corb write pointer to 0 */
	azx_writew(chip, CORBWP, 0);
	/* reset the corb hw read pointer */
	azx_writew(chip, CORBRP, ICH6_RBRWP_CLR);
	/* enable corb dma */
	azx_writeb(chip, CORBCTL, ICH6_RBCTL_DMA_EN);

	/* RIRB set up */
	chip->rirb.addr = chip->rb.addr + 2048;
	chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
525
	chip->rirb.wp = chip->rirb.rp = chip->rirb.cmds = 0;
Linus Torvalds's avatar
Linus Torvalds committed
526
	azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
527
	azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
528

529
530
	/* set the rirb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, RIRBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
531
532
533
534
535
536
537
538
	/* reset the rirb hw write pointer */
	azx_writew(chip, RIRBWP, ICH6_RBRWP_CLR);
	/* set N=1, get RIRB response interrupt for new entry */
	azx_writew(chip, RINTCNT, 1);
	/* enable rirb dma and response irq */
	azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
}

539
static void azx_free_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
540
541
542
543
544
545
546
{
	/* disable ringbuffer DMAs */
	azx_writeb(chip, RIRBCTL, 0);
	azx_writeb(chip, CORBCTL, 0);
}

/* send a command */
547
static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
548
{
549
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
	unsigned int wp;

	/* add command to corb */
	wp = azx_readb(chip, CORBWP);
	wp++;
	wp %= ICH6_MAX_CORB_ENTRIES;

	spin_lock_irq(&chip->reg_lock);
	chip->rirb.cmds++;
	chip->corb.buf[wp] = cpu_to_le32(val);
	azx_writel(chip, CORBWP, wp);
	spin_unlock_irq(&chip->reg_lock);

	return 0;
}

#define ICH6_RIRB_EX_UNSOL_EV	(1<<4)

/* retrieve RIRB entry - called from interrupt handler */
569
static void azx_update_rirb(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
{
	unsigned int rp, wp;
	u32 res, res_ex;

	wp = azx_readb(chip, RIRBWP);
	if (wp == chip->rirb.wp)
		return;
	chip->rirb.wp = wp;
		
	while (chip->rirb.rp != wp) {
		chip->rirb.rp++;
		chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;

		rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
		res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
		res = le32_to_cpu(chip->rirb.buf[rp]);
		if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
			snd_hda_queue_unsol_event(chip->bus, res, res_ex);
		else if (chip->rirb.cmds) {
			chip->rirb.res = res;
Takashi Iwai's avatar
Takashi Iwai committed
590
591
			smp_wmb();
			chip->rirb.cmds--;
Linus Torvalds's avatar
Linus Torvalds committed
592
593
594
595
596
		}
	}
}

/* receive a response */
597
static unsigned int azx_rirb_get_response(struct hda_bus *bus)
Linus Torvalds's avatar
Linus Torvalds committed
598
{
599
	struct azx *chip = bus->private_data;
600
	unsigned long timeout;
Linus Torvalds's avatar
Linus Torvalds committed
601

602
603
 again:
	timeout = jiffies + msecs_to_jiffies(1000);
604
	for (;;) {
605
606
607
608
609
		if (chip->polling_mode) {
			spin_lock_irq(&chip->reg_lock);
			azx_update_rirb(chip);
			spin_unlock_irq(&chip->reg_lock);
		}
Takashi Iwai's avatar
Takashi Iwai committed
610
611
		if (!chip->rirb.cmds) {
			smp_rmb();
612
			bus->rirb_error = 0;
613
			return chip->rirb.res; /* the last value */
Takashi Iwai's avatar
Takashi Iwai committed
614
		}
615
616
		if (time_after(jiffies, timeout))
			break;
617
		if (bus->needs_damn_long_delay)
618
619
620
621
622
			msleep(2); /* temporary workaround */
		else {
			udelay(10);
			cond_resched();
		}
623
	}
624

625
	if (chip->msi) {
626
		snd_printk(KERN_WARNING SFX "No response from codec, "
627
			   "disabling MSI: last cmd=0x%08x\n", chip->last_cmd);
628
629
630
631
		free_irq(chip->irq, chip);
		chip->irq = -1;
		pci_disable_msi(chip->pci);
		chip->msi = 0;
632
633
		if (azx_acquire_irq(chip, 1) < 0) {
			bus->rirb_error = 1;
634
			return -1;
635
		}
636
637
638
		goto again;
	}

639
	if (!chip->polling_mode) {
640
		snd_printk(KERN_WARNING SFX "azx_get_response timeout, "
641
642
			   "switching to polling mode: last cmd=0x%08x\n",
			   chip->last_cmd);
643
644
		chip->polling_mode = 1;
		goto again;
Linus Torvalds's avatar
Linus Torvalds committed
645
	}
646

647
648
649
650
651
652
653
654
	if (chip->probing) {
		/* If this critical timeout happens during the codec probing
		 * phase, this is likely an access to a non-existing codec
		 * slot.  Better to return an error and reset the system.
		 */
		return -1;
	}

655
	snd_printk(KERN_ERR SFX "azx_get_response timeout (ERROR): "
656
		   "last cmd=0x%08x\n", chip->last_cmd);
657
	/* re-initialize CORB/RIRB */
658
659
	spin_lock_irq(&chip->reg_lock);
	bus->rirb_error = 1;
660
661
	azx_free_cmd_io(chip);
	azx_init_cmd_io(chip);
662
	spin_unlock_irq(&chip->reg_lock);
663
	return -1;
Linus Torvalds's avatar
Linus Torvalds committed
664
665
666
667
668
669
670
671
672
673
674
675
676
}

/*
 * Use the single immediate command instead of CORB/RIRB for simplicity
 *
 * Note: according to Intel, this is not preferred use.  The command was
 *       intended for the BIOS only, and may get confused with unsolicited
 *       responses.  So, we shouldn't use it for normal operation from the
 *       driver.
 *       I left the codes, however, for debugging/testing purposes.
 */

/* send a command */
677
static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
678
{
679
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
680
681
682
683
	int timeout = 50;

	while (timeout--) {
		/* check ICB busy bit */
684
		if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
Linus Torvalds's avatar
Linus Torvalds committed
685
			/* Clear IRV valid bit */
686
687
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_VALID);
Linus Torvalds's avatar
Linus Torvalds committed
688
			azx_writel(chip, IC, val);
689
690
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_BUSY);
Linus Torvalds's avatar
Linus Torvalds committed
691
692
693
694
			return 0;
		}
		udelay(1);
	}
695
696
697
	if (printk_ratelimit())
		snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
			   azx_readw(chip, IRS), val);
Linus Torvalds's avatar
Linus Torvalds committed
698
699
700
701
	return -EIO;
}

/* receive a response */
702
static unsigned int azx_single_get_response(struct hda_bus *bus)
Linus Torvalds's avatar
Linus Torvalds committed
703
{
704
	struct azx *chip = bus->private_data;
Linus Torvalds's avatar
Linus Torvalds committed
705
706
707
708
709
710
711
712
	int timeout = 50;

	while (timeout--) {
		/* check IRV busy bit */
		if (azx_readw(chip, IRS) & ICH6_IRS_VALID)
			return azx_readl(chip, IR);
		udelay(1);
	}
713
714
715
	if (printk_ratelimit())
		snd_printd(SFX "get_response timeout: IRS=0x%x\n",
			   azx_readw(chip, IRS));
Linus Torvalds's avatar
Linus Torvalds committed
716
717
718
	return (unsigned int)-1;
}

719
720
721
722
723
724
725
726
/*
 * The below are the main callbacks from hda_codec.
 *
 * They are just the skeleton to call sub-callbacks according to the
 * current setting of chip->single_cmd.
 */

/* send a command */
727
static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
728
{
729
	struct azx *chip = bus->private_data;
730

731
	chip->last_cmd = val;
732
	if (chip->single_cmd)
733
		return azx_single_send_cmd(bus, val);
734
	else
735
		return azx_corb_send_cmd(bus, val);
736
737
738
}

/* get a response */
739
static unsigned int azx_get_response(struct hda_bus *bus)
740
{
741
	struct azx *chip = bus->private_data;
742
	if (chip->single_cmd)
743
		return azx_single_get_response(bus);
744
	else
745
		return azx_rirb_get_response(bus);
746
747
}

748
#ifdef CONFIG_SND_HDA_POWER_SAVE
749
static void azx_power_notify(struct hda_bus *bus);
750
#endif
751

Linus Torvalds's avatar
Linus Torvalds committed
752
/* reset codec link */
753
static int azx_reset(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
754
755
756
{
	int count;

757
758
759
	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

Linus Torvalds's avatar
Linus Torvalds committed
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
	/* reset controller */
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);

	count = 50;
	while (azx_readb(chip, GCTL) && --count)
		msleep(1);

	/* delay for >= 100us for codec PLL to settle per spec
	 * Rev 0.9 section 5.5.1
	 */
	msleep(1);

	/* Bring controller out of reset */
	azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);

	count = 50;
776
	while (!azx_readb(chip, GCTL) && --count)
Linus Torvalds's avatar
Linus Torvalds committed
777
778
		msleep(1);

779
	/* Brent Chartrand said to wait >= 540us for codecs to initialize */
Linus Torvalds's avatar
Linus Torvalds committed
780
781
782
	msleep(1);

	/* check to see if controller is ready */
783
	if (!azx_readb(chip, GCTL)) {
784
		snd_printd(SFX "azx_reset: controller not ready!\n");
Linus Torvalds's avatar
Linus Torvalds committed
785
786
787
		return -EBUSY;
	}

788
789
790
	/* Accept unsolicited responses */
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) | ICH6_GCTL_UREN);

Linus Torvalds's avatar
Linus Torvalds committed
791
	/* detect codecs */
792
	if (!chip->codec_mask) {
Linus Torvalds's avatar
Linus Torvalds committed
793
		chip->codec_mask = azx_readw(chip, STATESTS);
794
		snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask);
Linus Torvalds's avatar
Linus Torvalds committed
795
796
797
798
799
800
801
802
803
804
805
	}

	return 0;
}


/*
 * Lowlevel interface
 */  

/* enable interrupts */
806
static void azx_int_enable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
807
808
809
810
811
812
813
{
	/* enable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
		   ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
}

/* disable interrupts */
814
static void azx_int_disable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
815
816
817
818
{
	int i;

	/* disable interrupts in stream descriptor */
819
	for (i = 0; i < chip->num_streams; i++) {
820
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
821
822
823
824
825
826
827
828
829
830
831
832
833
		azx_sd_writeb(azx_dev, SD_CTL,
			      azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
	}

	/* disable SIE for all streams */
	azx_writeb(chip, INTCTL, 0);

	/* disable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
		   ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
}

/* clear interrupts */
834
static void azx_int_clear(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
835
836
837
838
{
	int i;

	/* clear stream status */
839
	for (i = 0; i < chip->num_streams; i++) {
840
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
841
842
843
844
845
846
847
848
849
850
851
852
853
854
		azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
	}

	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

	/* clear rirb status */
	azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);

	/* clear int status */
	azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
}

/* start a stream */
855
static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
856
{
857
858
859
860
861
	/*
	 * Before stream start, initialize parameter
	 */
	azx_dev->insufficient = 1;

Linus Torvalds's avatar
Linus Torvalds committed
862
863
864
865
866
867
868
869
	/* enable SIE */
	azx_writeb(chip, INTCTL,
		   azx_readb(chip, INTCTL) | (1 << azx_dev->index));
	/* set DMA start and interrupt mask */
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
		      SD_CTL_DMA_START | SD_INT_MASK);
}

870
871
/* stop DMA */
static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
872
873
874
875
{
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
		      ~(SD_CTL_DMA_START | SD_INT_MASK));
	azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
876
877
878
879
880
881
}

/* stop a stream */
static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
{
	azx_stream_clear(chip, azx_dev);
Linus Torvalds's avatar
Linus Torvalds committed
882
883
884
885
886
887
888
	/* disable SIE */
	azx_writeb(chip, INTCTL,
		   azx_readb(chip, INTCTL) & ~(1 << azx_dev->index));
}


/*
889
 * reset and start the controller registers
Linus Torvalds's avatar
Linus Torvalds committed
890
 */
891
static void azx_init_chip(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
892
{
893
894
	if (chip->initialized)
		return;
Linus Torvalds's avatar
Linus Torvalds committed
895
896
897
898
899
900
901
902
903

	/* reset controller */
	azx_reset(chip);

	/* initialize interrupts */
	azx_int_clear(chip);
	azx_int_enable(chip);

	/* initialize the codec command I/O */
904
	if (!chip->single_cmd)
905
		azx_init_cmd_io(chip);
Linus Torvalds's avatar
Linus Torvalds committed
906

907
908
	/* program the position buffer */
	azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
Takashi Iwai's avatar
Takashi Iwai committed
909
	azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
910

911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
	chip->initialized = 1;
}

/*
 * initialize the PCI registers
 */
/* update bits in a PCI register byte */
static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
			    unsigned char mask, unsigned char val)
{
	unsigned char data;

	pci_read_config_byte(pci, reg, &data);
	data &= ~mask;
	data |= (val & mask);
	pci_write_config_byte(pci, reg, data);
}

static void azx_init_pci(struct azx *chip)
{
931
932
	unsigned short snoop;

933
934
935
936
937
938
939
	/* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
	 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
	 * Ensuring these bits are 0 clears playback static on some HD Audio
	 * codecs
	 */
	update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);

940
941
942
	switch (chip->driver_type) {
	case AZX_DRIVER_ATI:
		/* For ATI SB450 azalia HD audio, we need to enable snoop */
943
944
945
		update_pci_byte(chip->pci,
				ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 
				0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
946
947
948
		break;
	case AZX_DRIVER_NVIDIA:
		/* For NVIDIA HDA, enable snoop */
949
950
951
		update_pci_byte(chip->pci,
				NVIDIA_HDA_TRANSREG_ADDR,
				0x0f, NVIDIA_HDA_ENABLE_COHBITS);
952
953
954
955
956
957
		update_pci_byte(chip->pci,
				NVIDIA_HDA_ISTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
		update_pci_byte(chip->pci,
				NVIDIA_HDA_OSTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
958
		break;
959
960
961
	case AZX_DRIVER_SCH:
		pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
		if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
962
			pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC,
963
964
965
				snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
			pci_read_config_word(chip->pci,
				INTEL_SCH_HDA_DEVC, &snoop);
966
967
			snd_printdd(SFX "HDA snoop disabled, enabling ... %s\n",
				(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
968
969
970
971
				? "Failed" : "OK");
		}
		break;

972
        }
Linus Torvalds's avatar
Linus Torvalds committed
973
974
975
}


976
977
static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);

Linus Torvalds's avatar
Linus Torvalds committed
978
979
980
/*
 * interrupt handler
 */
981
static irqreturn_t azx_interrupt(int irq, void *dev_id)
Linus Torvalds's avatar
Linus Torvalds committed
982
{
983
984
	struct azx *chip = dev_id;
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
985
	u32 status;
986
	int i, ok;
Linus Torvalds's avatar
Linus Torvalds committed
987
988
989
990
991
992
993
994
995

	spin_lock(&chip->reg_lock);

	status = azx_readl(chip, INTSTS);
	if (status == 0) {
		spin_unlock(&chip->reg_lock);
		return IRQ_NONE;
	}
	
996
	for (i = 0; i < chip->num_streams; i++) {
Linus Torvalds's avatar
Linus Torvalds committed
997
998
999
		azx_dev = &chip->azx_dev[i];
		if (status & azx_dev->sd_int_sta_mask) {
			azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
1000
1001
1002
			if (!azx_dev->substream || !azx_dev->running)
				continue;
			/* check whether this IRQ is really acceptable */
1003
1004
			ok = azx_position_ok(chip, azx_dev);
			if (ok == 1) {
1005
				azx_dev->irq_pending = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1006
1007
1008
				spin_unlock(&chip->reg_lock);
				snd_pcm_period_elapsed(azx_dev->substream);
				spin_lock(&chip->reg_lock);
1009
			} else if (ok == 0 && chip->bus && chip->bus->workq) {
1010
1011
				/* bogus IRQ, process it later */
				azx_dev->irq_pending = 1;
Takashi Iwai's avatar
Takashi Iwai committed
1012
1013
				queue_work(chip->bus->workq,
					   &chip->irq_pending_work);
Linus Torvalds's avatar
Linus Torvalds committed
1014
1015
1016
1017
1018
1019
1020
			}
		}
	}

	/* clear rirb int */
	status = azx_readb(chip, RIRBSTS);
	if (status & RIRB_INT_MASK) {
1021
		if (!chip->single_cmd && (status & RIRB_INT_RESPONSE))
Linus Torvalds's avatar
Linus Torvalds committed
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
			azx_update_rirb(chip);
		azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
	}

#if 0
	/* clear state status int */
	if (azx_readb(chip, STATESTS) & 0x04)
		azx_writeb(chip, STATESTS, 0x04);
#endif
	spin_unlock(&chip->reg_lock);
	
	return IRQ_HANDLED;
}


1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
/*
 * set up a BDL entry
 */
static int setup_bdle(struct snd_pcm_substream *substream,
		      struct azx_dev *azx_dev, u32 **bdlp,
		      int ofs, int size, int with_ioc)
{
	u32 *bdl = *bdlp;

	while (size > 0) {
		dma_addr_t addr;
		int chunk;

		if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
			return -EINVAL;

1053
		addr = snd_pcm_sgbuf_get_addr(substream, ofs);
1054
1055
		/* program the address field of the BDL entry */
		bdl[0] = cpu_to_le32((u32)addr);
Takashi Iwai's avatar
Takashi Iwai committed
1056
		bdl[1] = cpu_to_le32(upper_32_bits(addr));
1057
		/* program the size field of the BDL entry */
1058
		chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size);
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
		bdl[2] = cpu_to_le32(chunk);
		/* program the IOC to enable interrupt
		 * only when the whole fragment is processed
		 */
		size -= chunk;
		bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
		bdl += 4;
		azx_dev->frags++;
		ofs += chunk;
	}
	*bdlp = bdl;
	return ofs;
}

Linus Torvalds's avatar
Linus Torvalds committed
1073
1074
1075
/*
 * set up BDL entries
 */
1076
1077
static int azx_setup_periods(struct azx *chip,
			     struct snd_pcm_substream *substream,
1078
			     struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
1079
{
1080
1081
	u32 *bdl;
	int i, ofs, periods, period_bytes;
1082
	int pos_adj;
Linus Torvalds's avatar
Linus Torvalds committed
1083
1084
1085
1086
1087

	/* reset BDL address */
	azx_sd_writel(azx_dev, SD_BDLPL, 0);
	azx_sd_writel(azx_dev, SD_BDLPU, 0);

1088
	period_bytes = azx_dev->period_bytes;
1089
1090
	periods = azx_dev->bufsize / period_bytes;

Linus Torvalds's avatar
Linus Torvalds committed
1091
	/* program the initial BDL entries */
1092
1093
1094
	bdl = (u32 *)azx_dev->bdl.area;
	ofs = 0;
	azx_dev->frags = 0;
1095
1096
	pos_adj = bdl_pos_adj[chip->dev_index];
	if (pos_adj > 0) {
1097
		struct snd_pcm_runtime *runtime = substream->runtime;
1098
		int pos_align = pos_adj;
1099
		pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
1100
		if (!pos_adj)
1101
1102
1103
1104
			pos_adj = pos_align;
		else
			pos_adj = ((pos_adj + pos_align - 1) / pos_align) *
				pos_align;
1105
1106
		pos_adj = frames_to_bytes(runtime, pos_adj);
		if (pos_adj >= period_bytes) {
1107
			snd_printk(KERN_WARNING SFX "Too big adjustment %d\n",
1108
				   bdl_pos_adj[chip->dev_index]);
1109
1110
1111
1112
1113
1114
			pos_adj = 0;
		} else {
			ofs = setup_bdle(substream, azx_dev,
					 &bdl, ofs, pos_adj, 1);
			if (ofs < 0)
				goto error;
1115
		}
1116
1117
	} else
		pos_adj = 0;
1118
1119
1120
1121
1122
1123
1124
1125
1126
	for (i = 0; i < periods; i++) {
		if (i == periods - 1 && pos_adj)
			ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
					 period_bytes - pos_adj, 0);
		else
			ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
					 period_bytes, 1);
		if (ofs < 0)
			goto error;
Linus Torvalds's avatar
Linus Torvalds committed
1127
	}
1128
	return 0;
1129
1130

 error:
1131
	snd_printk(KERN_ERR SFX "Too many BDL entries: buffer=%d, period=%d\n",
1132
1133
		   azx_dev->bufsize, period_bytes);
	return -EINVAL;
Linus Torvalds's avatar
Linus Torvalds committed
1134
1135
}

1136
1137
/* reset stream */
static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
1138
1139
1140
1141
{
	unsigned char val;
	int timeout;

1142
1143
	azx_stream_clear(chip, azx_dev);

1144
1145
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
		      SD_CTL_STREAM_RESET);
Linus Torvalds's avatar
Linus Torvalds committed
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
	udelay(3);
	timeout = 300;
	while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
	       --timeout)
		;
	val &= ~SD_CTL_STREAM_RESET;
	azx_sd_writeb(azx_dev, SD_CTL, val);
	udelay(3);

	timeout = 300;
	/* waiting for hardware to report that the stream is out of reset */
	while (((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
	       --timeout)
		;
1160
1161
1162

	/* reset first position - may not be synced with hw at this time */
	*azx_dev->posbuf = 0;
1163
}
Linus Torvalds's avatar
Linus Torvalds committed
1164

1165
1166
1167
1168
1169
1170
1171
/*
 * set up the SD for streaming
 */
static int azx_setup_controller(struct azx *chip, struct azx_dev *azx_dev)
{
	/* make sure the run bit is zero for SD */
	azx_stream_clear(chip, azx_dev);
Linus Torvalds's avatar
Linus Torvalds committed
1172
1173
	/* program the stream_tag */
	azx_sd_writel(azx_dev, SD_CTL,
1174
		      (azx_sd_readl(azx_dev, SD_CTL) & ~SD_CTL_STREAM_TAG_MASK)|
Linus Torvalds's avatar
Linus Torvalds committed
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
		      (azx_dev->stream_tag << SD_CTL_STREAM_TAG_SHIFT));

	/* program the length of samples in cyclic buffer */
	azx_sd_writel(azx_dev, SD_CBL, azx_dev->bufsize);

	/* program the stream format */
	/* this value needs to be the same as the one programmed */
	azx_sd_writew(azx_dev, SD_FORMAT, azx_dev->format_val);

	/* program the stream LVI (last valid index) of the BDL */
	azx_sd_writew(azx_dev, SD_LVI, azx_dev->frags - 1);

	/* program the BDL address */
	/* lower BDL address */
1189
	azx_sd_writel(azx_dev, SD_BDLPL, (u32)azx_dev->bdl.addr);
Linus Torvalds's avatar
Linus Torvalds committed
1190
	/* upper BDL address */
Takashi Iwai's avatar
Takashi Iwai committed
1191
	azx_sd_writel(azx_dev, SD_BDLPU, upper_32_bits(azx_dev->bdl.addr));
Linus Torvalds's avatar
Linus Torvalds committed
1192

1193
	/* enable the position buffer */
1194
	if (chip->position_fix == POS_FIX_POSBUF ||
1195
1196
	    chip->position_fix == POS_FIX_AUTO ||
	    chip->via_dmapos_patch) {
1197
1198
1199
1200
		if (!(azx_readl(chip, DPLBASE) & ICH6_DPLBASE_ENABLE))
			azx_writel(chip, DPLBASE,
				(u32)chip->posbuf.addr | ICH6_DPLBASE_ENABLE);
	}
1201

Linus Torvalds's avatar
Linus Torvalds committed
1202
	/* set the interrupt enable bits in the descriptor control register */
1203
1204
	azx_sd_writel(azx_dev, SD_CTL,
		      azx_sd_readl(azx_dev, SD_CTL) | SD_INT_MASK);