hpt366.c 41.9 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
/*
2
 * linux/drivers/ide/pci/hpt366.c		Version 0.52	Jun 07, 2006
Linus Torvalds's avatar
Linus Torvalds committed
3
4
5
6
 *
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
7
 * Portions Copyright (C) 2005-2006	MontaVista Software, Inc.
Linus Torvalds's avatar
Linus Torvalds committed
8
9
10
11
12
13
 *
 * Thanks to HighPoint Technologies for their assistance, and hardware.
 * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
 * donation of an ABit BP6 mainboard, processor, and memory acellerated
 * development and support.
 *
14
 *
15
16
17
18
19
 * HighPoint has its own drivers (open source except for the RAID part)
 * available from http://www.highpoint-tech.com/BIOS%20+%20Driver/.
 * This may be useful to anyone wanting to work on this driver, however  do not
 * trust  them too much since the code tends to become less and less meaningful
 * as the time passes... :-/
20
 *
Linus Torvalds's avatar
Linus Torvalds committed
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
 * Note that final HPT370 support was done by force extraction of GPL.
 *
 * - add function for getting/setting power status of drive
 * - the HPT370's state machine can get confused. reset it before each dma 
 *   xfer to prevent that from happening.
 * - reset state engine whenever we get an error.
 * - check for busmaster state at end of dma. 
 * - use new highpoint timings.
 * - detect bus speed using highpoint register.
 * - use pll if we don't have a clock table. added a 66MHz table that's
 *   just 2x the 33MHz table.
 * - removed turnaround. NOTE: we never want to switch between pll and
 *   pci clocks as the chip can glitch in those cases. the highpoint
 *   approved workaround slows everything down too much to be useful. in
 *   addition, we would have to serialize access to each chip.
 * 	Adrian Sun <a.sun@sun.com>
 *
 * add drive timings for 66MHz PCI bus,
 * fix ATA Cable signal detection, fix incorrect /proc info
 * add /proc display for per-drive PIO/DMA/UDMA mode and
 * per-channel ATA-33/66 Cable detect.
 * 	Duncan Laurie <void@sun.com>
 *
 * fixup /proc output for multiple controllers
 *	Tim Hockin <thockin@sun.com>
 *
 * On hpt366: 
 * Reset the hpt366 on error, reset on dma
 * Fix disabling Fast Interrupt hpt366.
 * 	Mike Waychison <crlf@sun.com>
 *
 * Added support for 372N clocking and clock switching. The 372N needs
 * different clocks on read/write. This requires overloading rw_disk and
 * other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
 * keeping me sane. 
 *		Alan Cox <alan@redhat.com>
 *
58
59
60
61
62
63
64
 * - fix the clock turnaround code: it was writing to the wrong ports when
 *   called for the secondary channel, caching the current clock mode per-
 *   channel caused the cached register value to get out of sync with the
 *   actual one, the channels weren't serialized, the turnaround shouldn't
 *   be done on 66 MHz PCI bus
 * - avoid calibrating PLL twice as the second time results in a wrong PCI
 *   frequency and thus in the wrong timings for the secondary channel
65
66
 * - disable UltraATA/133 for HPT372 and UltraATA/100 for HPT370 by default
 *   as the ATA clock being used does not allow for this speed anyway
67
68
69
 * - add support for HPT302N and HPT371N clocking (the same as for HPT372N)
 * - HPT371/N are single channel chips, so avoid touching the primary channel
 *   which exists only virtually (there's no pins for it)
70
71
72
 * - fix/remove bad/unused timing tables and use one set of tables for the whole
 *   HPT37x chip family; save space by introducing the separate transfer mode
 *   table in which the mode lookup is done
73
74
 * - use f_CNT value saved by  the HighPoint BIOS as reading it directly gives
 *   the wrong PCI frequency since DPLL has already been calibrated by BIOS
75
76
 * - fix the hotswap code:  it caused RESET- to glitch when tristating the bus,
 *   and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
77
78
 * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
 *   they tamper with its fields
79
80
 * - prefix the driver startup messages with the real chip name
 * - claim the extra 240 bytes of I/O space for all chips
81
 * - optimize the rate masking/filtering and the drive list lookup code
82
 * - use pci_get_slot() to get to the function 1 of HPT36x/374
83
84
85
 * - cache the channel's MCRs' offset; only touch the relevant MCR when detecting
 *   the cable type on HPT374's function 1
 * - rename all the register related variables consistently
86
87
88
89
90
91
92
 * - move the interrupt twiddling code from the speedproc handlers into the
 *   init_hwif handler, also grouping all the DMA related code together there;
 *   simplify  the init_chipset handler
 * - merge two HPT37x speedproc handlers and fix the PIO timing register mask
 *   there; make HPT36x speedproc handler look the same way as the HPT37x one
 * - fix  the tuneproc handler to always set the PIO mode requested,  not the
 *   best possible one
93
 * - clean up DMA timeout handling for HPT370
94
 *		<source@mvista.com>
Linus Torvalds's avatar
Linus Torvalds committed
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/timer.h>
#include <linux/mm.h>
#include <linux/ioport.h>
#include <linux/blkdev.h>
#include <linux/hdreg.h>

#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ide.h>

#include <asm/uaccess.h>
#include <asm/io.h>
#include <asm/irq.h>

/* various tuning parameters */
#define HPT_RESET_STATE_ENGINE
118
119
#undef	HPT_DELAY_INTERRUPT
#define HPT_SERIALIZE_IO	0
Linus Torvalds's avatar
Linus Torvalds committed
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182

static const char *quirk_drives[] = {
	"QUANTUM FIREBALLlct08 08",
	"QUANTUM FIREBALLP KA6.4",
	"QUANTUM FIREBALLP LM20.4",
	"QUANTUM FIREBALLP LM20.5",
	NULL
};

static const char *bad_ata100_5[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_4[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_3[] = {
	"WDC AC310200R",
	NULL
};

static const char *bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
	NULL
};

183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
static u8 xfer_speeds[] = {
	XFER_UDMA_6,
	XFER_UDMA_5,
	XFER_UDMA_4,
	XFER_UDMA_3,
	XFER_UDMA_2,
	XFER_UDMA_1,
	XFER_UDMA_0,

	XFER_MW_DMA_2,
	XFER_MW_DMA_1,
	XFER_MW_DMA_0,

	XFER_PIO_4,
	XFER_PIO_3,
	XFER_PIO_2,
	XFER_PIO_1,
	XFER_PIO_0
Linus Torvalds's avatar
Linus Torvalds committed
201
202
};

203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
/* Key for bus clock timings
 * 36x   37x
 * bits  bits
 * 0:3	 0:3	data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 4:7	 4:8	data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 8:11  9:12	cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
 *		register access.
 * 12:15 13:17	cmd_low_time. Active time of DIOW_/DIOR_ during task file
 *		register access.
 * 16:18 18:20	udma_cycle_time. Clock cycles for UDMA xfer.
 * -	 21	CLK frequency: 0=ATA clock, 1=dual ATA clock.
 * 19:21 22:24	pre_high_time. Time to initialize the 1st cycle for PIO and
 *		MW DMA xfer.
 * 22:24 25:27	cmd_pre_high_time. Time to initialize the 1st PIO cycle for
 *		task file register access.
 * 28	 28	UDMA enable.
 * 29	 29	DMA  enable.
 * 30	 30	PIO MST enable. If set, the chip is in bus master mode during
 *		PIO xfer.
 * 31	 31	FIFO enable.
Linus Torvalds's avatar
Linus Torvalds committed
225
226
 */

227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
static u32 forty_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x900fd943,
	/* XFER_UDMA_5 */	0x900fd943,
	/* XFER_UDMA_4 */	0x900fd943,
	/* XFER_UDMA_3 */	0x900ad943,
	/* XFER_UDMA_2 */	0x900bd943,
	/* XFER_UDMA_1 */	0x9008d943,
	/* XFER_UDMA_0 */	0x9008d943,

	/* XFER_MW_DMA_2 */	0xa008d943,
	/* XFER_MW_DMA_1 */	0xa010d955,
	/* XFER_MW_DMA_0 */	0xa010d9fc,

	/* XFER_PIO_4 */	0xc008d963,
	/* XFER_PIO_3 */	0xc010d974,
	/* XFER_PIO_2 */	0xc010d997,
	/* XFER_PIO_1 */	0xc010d9c7,
	/* XFER_PIO_0 */	0xc018d9d9
Linus Torvalds's avatar
Linus Torvalds committed
245
246
};

247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
static u32 thirty_three_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c9a731,
	/* XFER_UDMA_5 */	0x90c9a731,
	/* XFER_UDMA_4 */	0x90c9a731,
	/* XFER_UDMA_3 */	0x90cfa731,
	/* XFER_UDMA_2 */	0x90caa731,
	/* XFER_UDMA_1 */	0x90cba731,
	/* XFER_UDMA_0 */	0x90c8a731,

	/* XFER_MW_DMA_2 */	0xa0c8a731,
	/* XFER_MW_DMA_1 */	0xa0c8a732,	/* 0xa0c8a733 */
	/* XFER_MW_DMA_0 */	0xa0c8a797,

	/* XFER_PIO_4 */	0xc0c8a731,
	/* XFER_PIO_3 */	0xc0c8a742,
	/* XFER_PIO_2 */	0xc0d0a753,
	/* XFER_PIO_1 */	0xc0d0a7a3,	/* 0xc0d0a793 */
	/* XFER_PIO_0 */	0xc0d0a7aa	/* 0xc0d0a7a7 */
Linus Torvalds's avatar
Linus Torvalds committed
265
266
};

267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
static u32 twenty_five_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c98521,
	/* XFER_UDMA_5 */	0x90c98521,
	/* XFER_UDMA_4 */	0x90c98521,
	/* XFER_UDMA_3 */	0x90cf8521,
	/* XFER_UDMA_2 */	0x90cf8521,
	/* XFER_UDMA_1 */	0x90cb8521,
	/* XFER_UDMA_0 */	0x90cb8521,

	/* XFER_MW_DMA_2 */	0xa0ca8521,
	/* XFER_MW_DMA_1 */	0xa0ca8532,
	/* XFER_MW_DMA_0 */	0xa0ca8575,

	/* XFER_PIO_4 */	0xc0ca8521,
	/* XFER_PIO_3 */	0xc0ca8532,
	/* XFER_PIO_2 */	0xc0ca8542,
	/* XFER_PIO_1 */	0xc0d08572,
	/* XFER_PIO_0 */	0xc0d08585
Linus Torvalds's avatar
Linus Torvalds committed
285
286
};

287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12446231,	/* 0x12646231 ?? */
	/* XFER_UDMA_5 */	0x12446231,
	/* XFER_UDMA_4 */	0x12446231,
	/* XFER_UDMA_3 */	0x126c6231,
	/* XFER_UDMA_2 */	0x12486231,
	/* XFER_UDMA_1 */	0x124c6233,
	/* XFER_UDMA_0 */	0x12506297,

	/* XFER_MW_DMA_2 */	0x22406c31,
	/* XFER_MW_DMA_1 */	0x22406c33,
	/* XFER_MW_DMA_0 */	0x22406c97,

	/* XFER_PIO_4 */	0x06414e31,
	/* XFER_PIO_3 */	0x06414e42,
	/* XFER_PIO_2 */	0x06414e53,
	/* XFER_PIO_1 */	0x06814e93,
	/* XFER_PIO_0 */	0x06814ea7
Linus Torvalds's avatar
Linus Torvalds committed
305
306
};

307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12848242,
	/* XFER_UDMA_5 */	0x12848242,
	/* XFER_UDMA_4 */	0x12ac8242,
	/* XFER_UDMA_3 */	0x128c8242,
	/* XFER_UDMA_2 */	0x120c8242,
	/* XFER_UDMA_1 */	0x12148254,
	/* XFER_UDMA_0 */	0x121882ea,

	/* XFER_MW_DMA_2 */	0x22808242,
	/* XFER_MW_DMA_1 */	0x22808254,
	/* XFER_MW_DMA_0 */	0x228082ea,

	/* XFER_PIO_4 */	0x0a81f442,
	/* XFER_PIO_3 */	0x0a81f443,
	/* XFER_PIO_2 */	0x0a81f454,
	/* XFER_PIO_1 */	0x0ac1f465,
	/* XFER_PIO_0 */	0x0ac1f48a
Linus Torvalds's avatar
Linus Torvalds committed
325
326
};

327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c869c62,
	/* XFER_UDMA_5 */	0x1cae9c62,	/* 0x1c8a9c62 */
	/* XFER_UDMA_4 */	0x1c8a9c62,
	/* XFER_UDMA_3 */	0x1c8e9c62,
	/* XFER_UDMA_2 */	0x1c929c62,
	/* XFER_UDMA_1 */	0x1c9a9c62,
	/* XFER_UDMA_0 */	0x1c829c62,

	/* XFER_MW_DMA_2 */	0x2c829c62,
	/* XFER_MW_DMA_1 */	0x2c829c66,
	/* XFER_MW_DMA_0 */	0x2c829d2e,

	/* XFER_PIO_4 */	0x0c829c62,
	/* XFER_PIO_3 */	0x0c829c84,
	/* XFER_PIO_2 */	0x0c829ca6,
	/* XFER_PIO_1 */	0x0d029d26,
	/* XFER_PIO_0 */	0x0d029d5e
Linus Torvalds's avatar
Linus Torvalds committed
345
346
347
348
349
350
};

#define HPT366_DEBUG_DRIVE_INFO		0
#define HPT374_ALLOW_ATA133_6		0
#define HPT371_ALLOW_ATA133_6		0
#define HPT302_ALLOW_ATA133_6		0
351
#define HPT372_ALLOW_ATA133_6		0
352
#define HPT370_ALLOW_ATA100_5		0
Linus Torvalds's avatar
Linus Torvalds committed
353
354
355
356
357
358
359
360
361
#define HPT366_ALLOW_ATA66_4		1
#define HPT366_ALLOW_ATA66_3		1
#define HPT366_MAX_DEVS			8

#define F_LOW_PCI_33	0x23
#define F_LOW_PCI_40	0x29
#define F_LOW_PCI_50	0x2d
#define F_LOW_PCI_66	0x42

362
363
364
365
/*
 *	Hold all the highpoint quirks and revision information in one
 *	place.
 */
Linus Torvalds's avatar
Linus Torvalds committed
366

367
368
369
struct hpt_info
{
	u8 max_mode;		/* Speeds allowed */
370
371
	u8 revision;		/* Chipset revision */
	u8 flags;		/* Chipset properties */
372
#define PLL_MODE	1
373
374
#define IS_3xxN 	2
#define PCI_66MHZ	4
375
				/* Speed table */
376
	u32 *speed;
377
378
379
};

/*
380
 *	This wants fixing so that we do everything not by revision
381
382
383
384
 *	(which breaks on the newest chips) but by creating an
 *	enumeration of chip variants and using that
 */

385
static __devinit u8 hpt_revision(struct pci_dev *dev)
Linus Torvalds's avatar
Linus Torvalds committed
386
{
387
388
389
	u8 rev = 0;

	pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
Linus Torvalds's avatar
Linus Torvalds committed
390
391
392
393

	switch(dev->device) {
		/* Remap new 372N onto 372 */
		case PCI_DEVICE_ID_TTI_HPT372N:
394
395
			rev = PCI_DEVICE_ID_TTI_HPT372;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
396
		case PCI_DEVICE_ID_TTI_HPT374:
397
398
			rev = PCI_DEVICE_ID_TTI_HPT374;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
399
		case PCI_DEVICE_ID_TTI_HPT371:
400
401
			rev = PCI_DEVICE_ID_TTI_HPT371;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
402
		case PCI_DEVICE_ID_TTI_HPT302:
403
404
			rev = PCI_DEVICE_ID_TTI_HPT302;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
405
		case PCI_DEVICE_ID_TTI_HPT372:
406
407
			rev = PCI_DEVICE_ID_TTI_HPT372;
			break;
Linus Torvalds's avatar
Linus Torvalds committed
408
409
410
		default:
			break;
	}
411
	return rev;
Linus Torvalds's avatar
Linus Torvalds committed
412
413
}

414
415
416
417
418
419
420
421
422
static int check_in_drive_list(ide_drive_t *drive, const char **list)
{
	struct hd_driveid *id = drive->id;

	while (*list)
		if (!strcmp(*list++,id->model))
			return 1;
	return 0;
}
Linus Torvalds's avatar
Linus Torvalds committed
423

424
static u8 hpt3xx_ratemask(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
425
{
426
427
428
	struct hpt_info *info	= ide_get_hwifdata(HWIF(drive));
	u8 mode			= info->max_mode;

429
	if (!eighty_ninty_three(drive) && mode)
Linus Torvalds's avatar
Linus Torvalds committed
430
431
432
433
434
435
436
437
438
		mode = min(mode, (u8)1);
	return mode;
}

/*
 *	Note for the future; the SATA hpt37x we must set
 *	either PIO or UDMA modes 0,4,5
 */
 
439
static u8 hpt3xx_ratefilter(ide_drive_t *drive, u8 speed)
Linus Torvalds's avatar
Linus Torvalds committed
440
{
441
	struct hpt_info *info	= ide_get_hwifdata(HWIF(drive));
Linus Torvalds's avatar
Linus Torvalds committed
442
443
444
445
446
	u8 mode			= hpt3xx_ratemask(drive);

	if (drive->media != ide_disk)
		return min(speed, (u8)XFER_PIO_4);

447
	switch (mode) {
Linus Torvalds's avatar
Linus Torvalds committed
448
449
450
451
452
		case 0x04:
			speed = min(speed, (u8)XFER_UDMA_6);
			break;
		case 0x03:
			speed = min(speed, (u8)XFER_UDMA_5);
453
			if (info->revision >= 5)
Linus Torvalds's avatar
Linus Torvalds committed
454
				break;
455
456
457
			if (!check_in_drive_list(drive, bad_ata100_5))
				goto check_bad_ata33;
			/* fall thru */
Linus Torvalds's avatar
Linus Torvalds committed
458
		case 0x02:
459
			speed = min_t(u8, speed, XFER_UDMA_4);
Linus Torvalds's avatar
Linus Torvalds committed
460
461
462
	/*
	 * CHECK ME, Does this need to be set to 5 ??
	 */
463
			if (info->revision >= 3)
464
465
466
467
468
				goto check_bad_ata33;
			if (HPT366_ALLOW_ATA66_4 &&
			    !check_in_drive_list(drive, bad_ata66_4))
				goto check_bad_ata33;

469
			speed = min_t(u8, speed, XFER_UDMA_3);
470
471
472
473
			if (HPT366_ALLOW_ATA66_3 &&
			    !check_in_drive_list(drive, bad_ata66_3))
				goto check_bad_ata33;
			/* fall thru */
Linus Torvalds's avatar
Linus Torvalds committed
474
		case 0x01:
475
			speed = min_t(u8, speed, XFER_UDMA_2);
476
477
478

		check_bad_ata33:
 			if (info->revision >= 4)
Linus Torvalds's avatar
Linus Torvalds committed
479
				break;
480
481
482
			if (!check_in_drive_list(drive, bad_ata33))
				break;
			/* fall thru */
Linus Torvalds's avatar
Linus Torvalds committed
483
484
		case 0x00:
		default:
485
			speed = min_t(u8, speed, XFER_MW_DMA_2);
Linus Torvalds's avatar
Linus Torvalds committed
486
487
488
489
490
			break;
	}
	return speed;
}

491
static u32 pci_bus_clock_list(u8 speed, u32 *chipset_table)
Linus Torvalds's avatar
Linus Torvalds committed
492
{
493
494
495
496
497
498
499
500
501
502
503
504
	int i;

	/*
	 * Lookup the transfer mode table to get the index into
	 * the timing table.
	 *
	 * NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
	 */
	for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
		if (xfer_speeds[i] == speed)
			break;
	return chipset_table[i];
Linus Torvalds's avatar
Linus Torvalds committed
505
506
507
508
}

static int hpt36x_tune_chipset(ide_drive_t *drive, u8 xferspeed)
{
509
510
511
512
513
514
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev  *dev	= hwif->pci_dev;
	struct hpt_info	*info	= ide_get_hwifdata (hwif);
	u8  speed		= hpt3xx_ratefilter(drive, xferspeed);
	u8  itr_addr		= drive->dn ? 0x44 : 0x40;
	u32 itr_mask		= (speed < XFER_MW_DMA_0) ? 0x30070000 : 0xc0000000;
515
516
	u32 new_itr		= pci_bus_clock_list(speed, info->speed);
	u32 old_itr		= 0;
517

Linus Torvalds's avatar
Linus Torvalds committed
518
	/*
519
520
	 * Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
	 * to avoid problems handling I/O errors later
Linus Torvalds's avatar
Linus Torvalds committed
521
	 */
522
523
524
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr  = (new_itr & ~itr_mask) | (old_itr & itr_mask);
	new_itr &= ~0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
525

526
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
527
528
529
530

	return ide_config_drive_speed(drive, speed);
}

531
static int hpt37x_tune_chipset(ide_drive_t *drive, u8 xferspeed)
Linus Torvalds's avatar
Linus Torvalds committed
532
{
533
534
535
536
537
538
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev  *dev	= hwif->pci_dev;
	struct hpt_info	*info	= ide_get_hwifdata (hwif);
	u8  speed		= hpt3xx_ratefilter(drive, xferspeed);
	u8  itr_addr		= 0x40 + (drive->dn * 4);
	u32 itr_mask		= (speed < XFER_MW_DMA_0) ? 0x303c0000 : 0xc0000000;
539
540
	u32 new_itr		= pci_bus_clock_list(speed, info->speed);
	u32 old_itr		= 0;
Linus Torvalds's avatar
Linus Torvalds committed
541

542
543
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (new_itr & ~itr_mask) | (old_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
544
	
545
	if (speed < XFER_MW_DMA_0)
546
547
		new_itr &= ~0x80000000; /* Disable on-chip PIO FIFO/buffer */
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
548
549
550
551

	return ide_config_drive_speed(drive, speed);
}

552
static int hpt3xx_tune_chipset(ide_drive_t *drive, u8 speed)
Linus Torvalds's avatar
Linus Torvalds committed
553
{
554
	ide_hwif_t *hwif	= HWIF(drive);
555
	struct hpt_info	*info	= ide_get_hwifdata(hwif);
Linus Torvalds's avatar
Linus Torvalds committed
556

557
558
	if (info->revision >= 3)
		return hpt37x_tune_chipset(drive, speed);
Linus Torvalds's avatar
Linus Torvalds committed
559
560
561
562
	else	/* hpt368: hpt_minimum_revision(dev, 2) */
		return hpt36x_tune_chipset(drive, speed);
}

563
static void hpt3xx_tune_drive(ide_drive_t *drive, u8 pio)
Linus Torvalds's avatar
Linus Torvalds committed
564
{
565
566
	pio = ide_get_best_pio_mode(drive, pio, 4, NULL);
	(void) hpt3xx_tune_chipset (drive, XFER_PIO_0 + pio);
Linus Torvalds's avatar
Linus Torvalds committed
567
568
569
570
571
}

/*
 * This allows the configuration of ide_pci chipset registers
 * for cards that learn about the drive's UDMA, DMA, PIO capabilities
572
 * after the drive is reported by the OS.  Initially designed for
Linus Torvalds's avatar
Linus Torvalds committed
573
574
575
 * HPT366 UDMA chipset by HighPoint|Triones Technologies, Inc.
 *
 */
576
static int config_chipset_for_dma(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
577
578
{
	u8 speed = ide_dma_speed(drive, hpt3xx_ratemask(drive));
579
	ide_hwif_t *hwif	= HWIF(drive);
580
	struct hpt_info	*info	= ide_get_hwifdata(hwif);
Linus Torvalds's avatar
Linus Torvalds committed
581

582
583
584
585
586
	if (!speed)
		return 0;

	/* If we don't have any timings we can't do a lot */
	if (info->speed == NULL)
Linus Torvalds's avatar
Linus Torvalds committed
587
588
589
590
591
592
		return 0;

	(void) hpt3xx_tune_chipset(drive, speed);
	return ide_dma_enable(drive);
}

593
static int hpt3xx_quirkproc(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
594
{
595
596
597
598
599
600
601
	struct hd_driveid *id	= drive->id;
	const  char **list	= quirk_drives;

	while (*list)
		if (strstr(id->model, *list++))
			return 1;
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
602
603
}

604
static void hpt3xx_intrproc(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
605
{
606
	ide_hwif_t *hwif = HWIF(drive);
Linus Torvalds's avatar
Linus Torvalds committed
607
608
609
610

	if (drive->quirk_list)
		return;
	/* drives in the quirk_list may not like intr setups/cleanups */
611
	hwif->OUTB(drive->ctl | 2, IDE_CONTROL_REG);
Linus Torvalds's avatar
Linus Torvalds committed
612
613
}

614
static void hpt3xx_maskproc(ide_drive_t *drive, int mask)
Linus Torvalds's avatar
Linus Torvalds committed
615
{
616
617
618
	ide_hwif_t *hwif	= HWIF(drive);
	struct pci_dev	*dev	= hwif->pci_dev;
	struct hpt_info *info	= ide_get_hwifdata(hwif);
Linus Torvalds's avatar
Linus Torvalds committed
619
620

	if (drive->quirk_list) {
621
		if (info->revision >= 3) {
622
623
624
625
626
627
628
629
630
631
			u8 scr1 = 0;

			pci_read_config_byte(dev, 0x5a, &scr1);
			if (((scr1 & 0x10) >> 4) != mask) {
				if (mask)
					scr1 |=  0x10;
				else
					scr1 &= ~0x10;
				pci_write_config_byte(dev, 0x5a, scr1);
			}
Linus Torvalds's avatar
Linus Torvalds committed
632
		} else {
633
			if (mask)
634
				disable_irq(hwif->irq);
635
636
			else
				enable_irq (hwif->irq);
Linus Torvalds's avatar
Linus Torvalds committed
637
		}
638
639
640
	} else
		hwif->OUTB(mask ? (drive->ctl | 2) : (drive->ctl & ~2),
			   IDE_CONTROL_REG);
Linus Torvalds's avatar
Linus Torvalds committed
641
642
}

643
static int hpt366_config_drive_xfer_rate(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
644
{
645
	ide_hwif_t *hwif	= HWIF(drive);
Linus Torvalds's avatar
Linus Torvalds committed
646
647
648
649
	struct hd_driveid *id	= drive->id;

	drive->init_speed = 0;

650
	if ((id->capability & 1) && drive->autodma) {
651
652
		if (ide_use_dma(drive) && config_chipset_for_dma(drive))
			return hwif->ide_dma_on(drive);
Linus Torvalds's avatar
Linus Torvalds committed
653
654
655
656
657

		goto fast_ata_pio;

	} else if ((id->capability & 8) || (id->field_valid & 2)) {
fast_ata_pio:
658
		hpt3xx_tune_drive(drive, 255);
Linus Torvalds's avatar
Linus Torvalds committed
659
660
661
662
663
664
665
		return hwif->ide_dma_off_quietly(drive);
	}
	/* IORDY not supported */
	return 0;
}

/*
666
 * This is specific to the HPT366 UDMA chipset
Linus Torvalds's avatar
Linus Torvalds committed
667
668
 * by HighPoint|Triones Technologies, Inc.
 */
669
static int hpt366_ide_dma_lostirq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
670
{
671
672
673
674
675
676
677
678
679
680
	struct pci_dev *dev = HWIF(drive)->pci_dev;
	u8 mcr1 = 0, mcr3 = 0, scr1 = 0;

	pci_read_config_byte(dev, 0x50, &mcr1);
	pci_read_config_byte(dev, 0x52, &mcr3);
	pci_read_config_byte(dev, 0x5a, &scr1);
	printk("%s: (%s)  mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
		drive->name, __FUNCTION__, mcr1, mcr3, scr1);
	if (scr1 & 0x10)
		pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
Linus Torvalds's avatar
Linus Torvalds committed
681
682
683
	return __ide_dma_lostirq(drive);
}

684
static void hpt370_clear_engine(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
685
{
686
687
688
	ide_hwif_t *hwif = HWIF(drive);

	pci_write_config_byte(hwif->pci_dev, hwif->select_data, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
689
690
691
	udelay(10);
}

692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
static void hpt370_irq_timeout(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
	u16 bfifo		= 0;
	u8  dma_cmd;

	pci_read_config_word(hwif->pci_dev, hwif->select_data + 2, &bfifo);
	printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo & 0x1ff);

	/* get DMA command mode */
	dma_cmd = hwif->INB(hwif->dma_command);
	/* stop DMA */
	hwif->OUTB(dma_cmd & ~0x1, hwif->dma_command);
	hpt370_clear_engine(drive);
}

Linus Torvalds's avatar
Linus Torvalds committed
708
709
710
711
712
713
714
715
static void hpt370_ide_dma_start(ide_drive_t *drive)
{
#ifdef HPT_RESET_STATE_ENGINE
	hpt370_clear_engine(drive);
#endif
	ide_dma_start(drive);
}

716
static int hpt370_ide_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
717
718
{
	ide_hwif_t *hwif	= HWIF(drive);
719
	u8  dma_stat		= hwif->INB(hwif->dma_status);
Linus Torvalds's avatar
Linus Torvalds committed
720
721
722
723
724

	if (dma_stat & 0x01) {
		/* wait a little */
		udelay(20);
		dma_stat = hwif->INB(hwif->dma_status);
725
726
		if (dma_stat & 0x01)
			hpt370_irq_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
727
728
729
730
	}
	return __ide_dma_end(drive);
}

731
static int hpt370_ide_dma_timeout(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
732
{
733
	hpt370_irq_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
734
735
736
737
738
739
740
741
	return __ide_dma_timeout(drive);
}

/* returns 1 if DMA IRQ issued, 0 otherwise */
static int hpt374_ide_dma_test_irq(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
	u16 bfifo		= 0;
742
	u8  dma_stat;
Linus Torvalds's avatar
Linus Torvalds committed
743

744
	pci_read_config_word(hwif->pci_dev, hwif->select_data + 2, &bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
745
746
747
748
749
750
751
	if (bfifo & 0x1FF) {
//		printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
		return 0;
	}

	dma_stat = hwif->INB(hwif->dma_status);
	/* return 1 if INTR asserted */
752
	if (dma_stat & 4)
Linus Torvalds's avatar
Linus Torvalds committed
753
754
755
756
757
758
759
760
		return 1;

	if (!drive->waiting_for_dma)
		printk(KERN_WARNING "%s: (%s) called while not waiting\n",
				drive->name, __FUNCTION__);
	return 0;
}

761
static int hpt374_ide_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
762
763
{
	ide_hwif_t *hwif	= HWIF(drive);
764
765
766
767
768
769
770
771
	struct pci_dev	*dev	= hwif->pci_dev;
	u8 mcr	= 0, mcr_addr	= hwif->select_data;
	u8 bwsr = 0, mask	= hwif->channel ? 0x02 : 0x01;

	pci_read_config_byte(dev, 0x6a, &bwsr);
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (bwsr & mask)
		pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
Linus Torvalds's avatar
Linus Torvalds committed
772
773
774
775
	return __ide_dma_end(drive);
}

/**
776
777
778
 *	hpt3xxn_set_clock	-	perform clock switching dance
 *	@hwif: hwif to switch
 *	@mode: clocking mode (0x21 for write, 0x23 otherwise)
Linus Torvalds's avatar
Linus Torvalds committed
779
 *
780
781
782
 *	Switch the DPLL clock on the HPT3xxN devices. This is a	right mess.
 *	NOTE: avoid touching the disabled primary channel on HPT371N -- it
 *	doesn't physically exist anyway...
Linus Torvalds's avatar
Linus Torvalds committed
783
 */
784
785

static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
Linus Torvalds's avatar
Linus Torvalds committed
786
{
787
788
789
790
791
792
793
794
	u8 mcr1, scr2 = hwif->INB(hwif->dma_master + 0x7b);

	if ((scr2 & 0x7f) == mode)
		return;

	/* MISC. control register 1 has the channel enable bit... */
	mcr1 = hwif->INB(hwif->dma_master + 0x70);

Linus Torvalds's avatar
Linus Torvalds committed
795
	/* Tristate the bus */
796
797
798
799
	if (mcr1 & 0x04)
		hwif->OUTB(0x80, hwif->dma_master + 0x73);
	hwif->OUTB(0x80, hwif->dma_master + 0x77);

Linus Torvalds's avatar
Linus Torvalds committed
800
	/* Switch clock and reset channels */
801
802
803
	hwif->OUTB(mode, hwif->dma_master + 0x7b);
	hwif->OUTB(0xc0, hwif->dma_master + 0x79);

Linus Torvalds's avatar
Linus Torvalds committed
804
	/* Reset state machines */
805
806
807
808
	if (mcr1 & 0x04)
		hwif->OUTB(0x37, hwif->dma_master + 0x70);
	hwif->OUTB(0x37, hwif->dma_master + 0x74);

Linus Torvalds's avatar
Linus Torvalds committed
809
	/* Complete reset */
810
811
	hwif->OUTB(0x00, hwif->dma_master + 0x79);

Linus Torvalds's avatar
Linus Torvalds committed
812
	/* Reconnect channels to bus */
813
814
815
	if (mcr1 & 0x04)
		hwif->OUTB(0x00, hwif->dma_master + 0x73);
	hwif->OUTB(0x00, hwif->dma_master + 0x77);
Linus Torvalds's avatar
Linus Torvalds committed
816
817
818
}

/**
819
 *	hpt3xxn_rw_disk		-	prepare for I/O
Linus Torvalds's avatar
Linus Torvalds committed
820
821
822
 *	@drive: drive for command
 *	@rq: block request structure
 *
823
 *	This is called when a disk I/O is issued to HPT3xxN.
Linus Torvalds's avatar
Linus Torvalds committed
824
825
826
 *	We need it because of the clock switching.
 */

827
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
Linus Torvalds's avatar
Linus Torvalds committed
828
{
829
830
	ide_hwif_t *hwif	= HWIF(drive);
	u8 wantclock		= rq_data_dir(rq) ? 0x23 : 0x21;
Linus Torvalds's avatar
Linus Torvalds committed
831

832
	hpt3xxn_set_clock(hwif, wantclock);
Linus Torvalds's avatar
Linus Torvalds committed
833
834
835
}

/* 
836
 * Set/get power state for a drive.
837
 * NOTE: affects both drives on each channel.
Linus Torvalds's avatar
Linus Torvalds committed
838
 *
839
 * When we turn the power back on, we need to re-initialize things.
Linus Torvalds's avatar
Linus Torvalds committed
840
841
 */
#define TRISTATE_BIT  0x8000
842
843

static int hpt3xx_busproc(ide_drive_t *drive, int state)
Linus Torvalds's avatar
Linus Torvalds committed
844
{
845
	ide_hwif_t *hwif	= HWIF(drive);
Linus Torvalds's avatar
Linus Torvalds committed
846
	struct pci_dev *dev	= hwif->pci_dev;
847
848
849
850
	u8  mcr_addr		= hwif->select_data + 2;
	u8  resetmask		= hwif->channel ? 0x80 : 0x40;
	u8  bsr2		= 0;
	u16 mcr			= 0;
Linus Torvalds's avatar
Linus Torvalds committed
851
852
853

	hwif->bus_state = state;

854
	/* Grab the status. */
855
856
	pci_read_config_word(dev, mcr_addr, &mcr);
	pci_read_config_byte(dev, 0x59, &bsr2);
Linus Torvalds's avatar
Linus Torvalds committed
857

858
859
860
861
	/*
	 * Set the state. We don't set it if we don't need to do so.
	 * Make sure that the drive knows that it has failed if it's off.
	 */
Linus Torvalds's avatar
Linus Torvalds committed
862
863
	switch (state) {
	case BUSSTATE_ON:
864
		if (!(bsr2 & resetmask))
Linus Torvalds's avatar
Linus Torvalds committed
865
			return 0;
866
867
		hwif->drives[0].failures = hwif->drives[1].failures = 0;

868
869
		pci_write_config_byte(dev, 0x59, bsr2 & ~resetmask);
		pci_write_config_word(dev, mcr_addr, mcr & ~TRISTATE_BIT);
870
		return 0;
Linus Torvalds's avatar
Linus Torvalds committed
871
	case BUSSTATE_OFF:
872
		if ((bsr2 & resetmask) && !(mcr & TRISTATE_BIT))
Linus Torvalds's avatar
Linus Torvalds committed
873
			return 0;
874
		mcr &= ~TRISTATE_BIT;
Linus Torvalds's avatar
Linus Torvalds committed
875
876
		break;
	case BUSSTATE_TRISTATE:
877
		if ((bsr2 & resetmask) &&  (mcr & TRISTATE_BIT))
Linus Torvalds's avatar
Linus Torvalds committed
878
			return 0;
879
		mcr |= TRISTATE_BIT;
Linus Torvalds's avatar
Linus Torvalds committed
880
		break;
881
882
	default:
		return -EINVAL;
Linus Torvalds's avatar
Linus Torvalds committed
883
884
	}

885
886
887
	hwif->drives[0].failures = hwif->drives[0].max_failures + 1;
	hwif->drives[1].failures = hwif->drives[1].max_failures + 1;

888
889
	pci_write_config_word(dev, mcr_addr, mcr);
	pci_write_config_byte(dev, 0x59, bsr2 | resetmask);
Linus Torvalds's avatar
Linus Torvalds committed
890
891
892
	return 0;
}

893
static void __devinit hpt366_clocking(ide_hwif_t *hwif)
Linus Torvalds's avatar
Linus Torvalds committed
894
{
895
	u32 itr1	= 0;
896
897
	struct hpt_info *info = ide_get_hwifdata(hwif);

898
	pci_read_config_dword(hwif->pci_dev, 0x40, &itr1);
899
900

	/* detect bus speed by looking at control reg timing: */
901
	switch((itr1 >> 8) & 7) {
902
		case 5:
903
			info->speed = forty_base_hpt36x;
904
905
			break;
		case 9:
906
			info->speed = twenty_five_base_hpt36x;
907
908
909
			break;
		case 7:
		default:
910
			info->speed = thirty_three_base_hpt36x;
911
912
913
914
915
916
			break;
	}
}

static void __devinit hpt37x_clocking(ide_hwif_t *hwif)
{
917
918
919
	struct hpt_info *info	= ide_get_hwifdata(hwif);
	struct pci_dev  *dev	= hwif->pci_dev;
	char *name		= hwif->cds->name;
Linus Torvalds's avatar
Linus Torvalds committed
920
	int adjust, i;
921
922
	u16 freq = 0;
	u32 pll, temp = 0;
923
	u8  scr2 = 0, mcr1 = 0;
Linus Torvalds's avatar
Linus Torvalds committed
924
925
926
	
	/*
	 * default to pci clock. make sure MA15/16 are set to output
927
928
929
930
931
	 * to prevent drives having problems with 40-pin cables. Needed
	 * for some drives such as IBM-DTLA which will not enter ready
	 * state on reset when PDIAG is a input.
	 *
	 * ToDo: should we set 0x21 when using PLL mode ?
Linus Torvalds's avatar
Linus Torvalds committed
932
933
934
935
	 */
	pci_write_config_byte(dev, 0x5b, 0x23);

	/*
936
937
	 * We'll have to read f_CNT value in order to determine
	 * the PCI clock frequency according to the following ratio:
Linus Torvalds's avatar
Linus Torvalds committed
938
	 *
939
940
941
942
943
	 * f_CNT = Fpci * 192 / Fdpll
	 *
	 * First try reading the register in which the HighPoint BIOS
	 * saves f_CNT value before  reprogramming the DPLL from its
	 * default setting (which differs for the various chips).
944
945
	 * NOTE: This register is only accessible via I/O space.
	 *
946
947
948
	 * In case the signature check fails, we'll have to resort to
	 * reading the f_CNT register itself in hopes that nobody has
	 * touched the DPLL yet...
Linus Torvalds's avatar
Linus Torvalds committed
949
	 */
950
	temp = inl(pci_resource_start(dev, 4) + 0x90);
951
	if ((temp & 0xFFFFF000) != 0xABCDE000) {
952
		printk(KERN_WARNING "%s: no clock data saved by BIOS\n", name);
953
954
955
956
957
958
959
960
961
962
963

		/* Calculate the average value of f_CNT */
		for (temp = i = 0; i < 128; i++) {
			pci_read_config_word(dev, 0x78, &freq);
			temp += freq & 0x1ff;
			mdelay(1);
		}
		freq = temp / 128;
	} else
		freq = temp & 0x1ff;

Linus Torvalds's avatar
Linus Torvalds committed
964
	/*
965
966
	 * HPT3xxN chips use different PCI clock information.
	 * Currently we always set up the PLL for them.
Linus Torvalds's avatar
Linus Torvalds committed
967
	 */
968
969

	if (info->flags & IS_3xxN) {
Linus Torvalds's avatar
Linus Torvalds committed
970
971
972
973
974
975
976
977
		if(freq < 0x55)
			pll = F_LOW_PCI_33;
		else if(freq < 0x70)
			pll = F_LOW_PCI_40;
		else if(freq < 0x7F)
			pll = F_LOW_PCI_50;
		else
			pll = F_LOW_PCI_66;
978

979
	} else {
Linus Torvalds's avatar
Linus Torvalds committed
980
981
982
983
984
985
986
987
		if(freq < 0x9C)
			pll = F_LOW_PCI_33;
		else if(freq < 0xb0)
			pll = F_LOW_PCI_40;
		else if(freq <0xc8)
			pll = F_LOW_PCI_50;
		else
			pll = F_LOW_PCI_66;
988
989
	}
	printk(KERN_INFO "%s: FREQ: %d, PLL: %d\n", name, freq, pll);
Linus Torvalds's avatar
Linus Torvalds committed
990
	
991
	if (!(info->flags & IS_3xxN)) {
Linus Torvalds's avatar
Linus Torvalds committed
992
		if (pll == F_LOW_PCI_33) {
993
			info->speed = thirty_three_base_hpt37x;
994
			printk(KERN_DEBUG "%s: using 33MHz PCI clock\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
995
996
997
		} else if (pll == F_LOW_PCI_40) {
			/* Unsupported */
		} else if (pll == F_LOW_PCI_50) {
998
			info->speed = fifty_base_hpt37x;
999
			printk(KERN_DEBUG "%s: using 50MHz PCI clock\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1000
		} else {
1001
			info->speed = sixty_six_base_hpt37x;
1002
			printk(KERN_DEBUG "%s: using 66MHz PCI clock\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1003
1004
		}
	}
1005
1006
1007
1008

	if (pll == F_LOW_PCI_66)
		info->flags |= PCI_66MHZ;

Linus Torvalds's avatar
Linus Torvalds committed
1009
1010
1011
1012
1013
1014
	/*
	 * only try the pll if we don't have a table for the clock
	 * speed that we're running at. NOTE: the internal PLL will
	 * result in slow reads when using a 33MHz PCI clock. we also
	 * don't like to use the PLL because it will cause glitches
	 * on PRST/SRST when the HPT state engine gets reset.
1015
1016
1017
	 *
	 * ToDo: Use 66MHz PLL when ATA133 devices are present on a
	 * 372 device so we can get ATA133 support
Linus Torvalds's avatar
Linus Torvalds committed
1018
	 */
1019
	if (info->speed)
Linus Torvalds's avatar
Linus Torvalds committed
1020
		goto init_hpt37X_done;
1021
1022

	info->flags |= PLL_MODE;
Linus Torvalds's avatar
Linus Torvalds committed
1023
1024
	
	/*
1025
1026
	 * Adjust the PLL based upon the PCI clock, enable it, and
	 * wait for stabilization...
Linus Torvalds's avatar
Linus Torvalds committed
1027
1028
1029
1030
1031
1032
1033
1034
1035
	 */
	adjust = 0;
	freq = (pll < F_LOW_PCI_50) ? 2 : 4;
	while (adjust++ < 6) {
		pci_write_config_dword(dev, 0x5c, (freq + pll) << 16 |
				       pll | 0x100);

		/* wait for clock stabilization */
		for (i = 0; i < 0x50000; i++) {
1036
1037
			pci_read_config_byte(dev, 0x5b, &scr2);
			if (scr2 & 0x80) {
Linus Torvalds's avatar
Linus Torvalds committed
1038
1039
1040
				/* spin looking for the clock to destabilize */
				for (i = 0; i < 0x1000; ++i) {
					pci_read_config_byte(dev, 0x5b, 
1041
1042
							     &scr2);
					if ((scr2 & 0x80) == 0)
Linus Torvalds's avatar
Linus Torvalds committed
1043
1044
1045
1046
1047
1048
						goto pll_recal;
				}
				pci_read_config_dword(dev, 0x5c, &pll);
				pci_write_config_dword(dev, 0x5c, 
						       pll & ~0x100);
				pci_write_config_byte(dev, 0x5b, 0x21);
1049
1050

				info->speed = fifty_base_hpt37x;
1051
				printk("%s: using 50MHz internal PLL\n", name);
Linus Torvalds's avatar
Linus Torvalds committed
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
				goto init_hpt37X_done;
			}
		}
pll_recal:
		if (adjust & 1)
			pll -= (adjust >> 1);
		else
			pll += (adjust >> 1);
	} 

init_hpt37X_done:
1063
	if (!info->speed)
1064
1065
		printk(KERN_ERR "%s: unknown bus timing [%d %d].\n",
		       name, pll, freq);
1066
1067
1068
1069
1070
1071
1072
1073
	/*
	 * Reset the state engines.
	 * NOTE: avoid accidentally enabling the primary channel on HPT371N.
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x04)
		pci_write_config_byte(dev, 0x50, 0x37);
	pci_write_config_byte(dev, 0x54, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
1074
	udelay(100);
1075
1076
}

Linus Torvalds's avatar
Linus Torvalds committed
1077
1078
static unsigned int __devinit init_chipset_hpt366(struct pci_dev *dev, const char *name)
{
1079
1080
1081
1082
	/*
	 * FIXME: Not portable. Also, why do we enable the ROM in the first place?
	 * We don't seem to be using it.
	 */
Linus Torvalds's avatar
Linus Torvalds committed
1083
	if (dev->resource[PCI_ROM_RESOURCE].start)
1084
		pci_write_config_dword(dev, PCI_ROM_ADDRESS,
Linus Torvalds's avatar
Linus Torvalds committed
1085
1086
			dev->resource[PCI_ROM_RESOURCE].start | PCI_ROM_ADDRESS_ENABLE);

1087
1088
1089
1090
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
Linus Torvalds's avatar
Linus Torvalds committed
1091

1092
1093
	if (hpt_revision(dev) >= 3) {
		u8 scr1 = 0;
1094

1095
1096
1097
1098
1099
		/* Interrupt force enable. */
		pci_read_config_byte(dev, 0x5a, &scr1);
		if (scr1 & 0x10)
			pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
	}
Linus Torvalds's avatar
Linus Torvalds committed
1100
1101
1102
1103
1104
1105

	return dev->irq;
}

static void __devinit init_hwif_hpt366(ide_hwif_t *hwif)
{
1106
	struct pci_dev	*dev		= hwif->pci_dev;
1107
	struct hpt_info *info		= ide_get_hwifdata(hwif);
1108
	int serialize			= HPT_SERIALIZE_IO;
1109
	u8  scr1 = 0, ata66		= (hwif->channel) ? 0x01 : 0x02;
1110
	u8  new_mcr, old_mcr 		= 0;
1111
1112
1113
1114

	/* Cache the channel's MISC. control registers' offset */
	hwif->select_data		= hwif->channel ? 0x54 : 0x50;

Linus Torvalds's avatar
Linus Torvalds committed
1115
1116
1117
1118
1119
	hwif->tuneproc			= &hpt3xx_tune_drive;
	hwif->speedproc			= &hpt3xx_tune_chipset;
	hwif->quirkproc			= &hpt3xx_quirkproc;
	hwif->intrproc			= &hpt3xx_intrproc;
	hwif->maskproc			= &hpt3xx_maskproc;
1120
1121
	hwif->busproc			= &hpt3xx_busproc;

1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
	/*
	 * HPT3xxN chips have some complications:
	 *
	 * - on 33 MHz PCI we must clock switch
	 * - on 66 MHz PCI we must NOT use the PCI clock
	 */
	if ((info->flags & (IS_3xxN | PCI_66MHZ)) == IS_3xxN) {
		/*
		 * Clock is shared between the channels,
		 * so we'll have to serialize them... :-(
		 */
		serialize = 1;
		hwif->rw_disk = &hpt3xxn_rw_disk;
	}
Linus Torvalds's avatar
Linus Torvalds committed
1136

1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
	/* Serialize access to this device if needed */
	if (serialize && hwif->mate)
		hwif->serialized = hwif->mate->serialized = 1;

	/*
	 * Disable the "fast interrupt" prediction.  Don't hold off
	 * on interrupts. (== 0x01 despite what the docs say)
	 */
	pci_read_config_byte(dev, hwif->select_data + 1, &old_mcr);

	if (info->revision >= 5)		/* HPT372 and newer   */
		new_mcr = old_mcr & ~0x07;
	else if (info->revision >= 3) {		/* HPT370 and HPT370A */
		new_mcr = old_mcr;
		new_mcr &= ~0x02;

#ifdef HPT_DELAY_INTERRUPT
		new_mcr &= ~0x01;
#else
		new_mcr |=  0x01;
#endif
	} else					/* HPT366 and HPT368  */
		new_mcr = old_mcr & ~0x80;

	if (new_mcr != old_mcr)
		pci_write_config_byte(dev, hwif->select_data + 1, new_mcr);

	if (!hwif->dma_base) {
		hwif->drives[0].autotune = hwif->drives[1].autotune = 1;
		return;
	}

	hwif->ultra_mask = 0x7f;
	hwif->mwdma_mask = 0x07;

Linus Torvalds's avatar
Linus Torvalds committed
1172
1173
	/*
	 * The HPT37x uses the CBLID pins as outputs for MA15/MA16
1174
	 * address lines to access an external EEPROM.  To read valid
Linus Torvalds's avatar
Linus Torvalds committed
1175
1176
	 * cable detect state the pins must be enabled as inputs.
	 */
1177
	if (info->revision >= 8 && (PCI_FUNC(dev->devfn) & 1)) {
Linus Torvalds's avatar
Linus Torvalds committed
1178
1179
1180
1181
1182
		/*
		 * HPT374 PCI function 1
		 * - set bit 15 of reg 0x52 to enable TCBLID as input
		 * - set bit 15 of reg 0x56 to enable FCBLID as input
		 */
1183
1184
1185
1186
1187
		u8  mcr_addr = hwif->select_data + 2;
		u16 mcr;

		pci_read_config_word (dev, mcr_addr, &mcr);
		pci_write_config_word(dev, mcr_addr, (mcr | 0x8000));
Linus Torvalds's avatar
Linus Torvalds committed
1188
		/* now read cable id register */
1189
1190
		pci_read_config_byte (dev, 0x5a, &scr1);
		pci_write_config_word(dev, mcr_addr, mcr);
1191
	} else if (info->revision >= 3) {
Linus Torvalds's avatar
Linus Torvalds committed
1192
1193
		/*
		 * HPT370/372 and 374 pcifn 0
1194
		 * - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
Linus Torvalds's avatar
Linus Torvalds committed
1195
		 */
1196
		u8 scr2 = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1197

1198
1199
1200
1201
1202
1203
1204
		pci_read_config_byte (dev, 0x5b, &scr2);
		pci_write_config_byte(dev, 0x5b, (scr2 & ~1));
		/* now read cable id register */
		pci_read_config_byte (dev, 0x5a, &scr1);
		pci_write_config_byte(dev, 0x5b,  scr2);
	} else
		pci_read_config_byte (dev, 0x5a, &scr1);
Linus Torvalds's avatar
Linus Torvalds committed
1205

1206
1207
	if (!hwif->udma_four)
		hwif->udma_four = (scr1 & ata66) ? 0 : 1;
Linus Torvalds's avatar
Linus Torvalds committed
1208

1209
	hwif->ide_dma_check		= &hpt366_config_drive_xfer_rate;
Linus Torvalds's avatar
Linus Torvalds committed
1210

1211
1212
1213
	if (info->revision >= 5) {
		hwif->ide_dma_test_irq	= &hpt374_ide_dma_test_irq;
		hwif->ide_dma_end	= &hpt374_ide_dma_end;
1214
	} else if (info->revision >= 3) {
1215
1216
1217
1218
1219
		hwif->dma_start 	= &hpt370_ide_dma_start;
		hwif->ide_dma_end	= &hpt370_ide_dma_end;
		hwif->ide_dma_timeout	= &hpt370_ide_dma_timeout;
	} else
		hwif->ide_dma_lostirq	= &hpt366_ide_dma_lostirq;
Linus Torvalds's avatar
Linus Torvalds committed
1220
1221
1222

	if (!noautodma)
		hwif->autodma = 1;
1223
	hwif->drives[0].autodma = hwif->drives[1].autodma = hwif->autodma;
Linus Torvalds's avatar
Linus Torvalds committed
1224
1225
1226
1227
}

static void __devinit init_dma_hpt366(ide_hwif_t *hwif, unsigned long dmabase)
{
1228
	struct pci_dev	*dev		= hwif->pci_dev;
1229
1230
1231
	struct hpt_info	*info		= ide_get_hwifdata(hwif);
	u8 masterdma	= 0, slavedma	= 0;
	u8 dma_new	= 0, dma_old	= 0;
Linus Torvalds's avatar
Linus Torvalds committed
1232
1233
1234
1235
1236
	unsigned long flags;

	if (!dmabase)
		return;
		
1237
	if(info->speed == NULL) {
1238
1239
		printk(KERN_WARNING "%s: no known IDE timings, disabling DMA.\n",
		       hwif->cds->name);
Linus Torvalds's avatar
Linus Torvalds committed
1240
1241
1242
		return;
	}

1243
	dma_old = hwif->INB(dmabase + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1244
1245
1246
1247

	local_irq_save(flags);

	dma_new = dma_old;
1248
1249
	pci_read_config_byte(dev, hwif->channel ? 0x4b : 0x43, &masterdma);
	pci_read_config_byte(dev, hwif->channel ? 0x4f : 0x47,  &slavedma);
Linus Torvalds's avatar
Linus Torvalds committed
1250
1251

	if (masterdma & 0x30)	dma_new |= 0x20;
1252
	if ( slavedma & 0x30)	dma_new |= 0x40;
Linus Torvalds's avatar
Linus Torvalds committed
1253
	if (dma_new != dma_old)
1254
		hwif->OUTB(dma_new, dmabase + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1255
1256
1257
1258
1259
1260

	local_irq_restore(flags);

	ide_setup_dma(hwif, dmabase, 8);
}

1261
1262
1263
1264
1265
1266
1267
/*
 *	We "borrow" this hook in order to set the data structures
 *	up early enough before dma or init_hwif calls are made.
 */

static void __devinit init_iops_hpt366(ide_hwif_t *hwif)
{
1268
1269
1270
	struct hpt_info *info	= kzalloc(sizeof(struct hpt_info), GFP_KERNEL);
	struct pci_dev  *dev	= hwif->pci_dev;
	u16 did			= dev->device;
1271
	u8 mode, rid		= 0;
1272