id.c 15 KB
Newer Older
1 2 3 4 5 6 7 8
/*
 * linux/arch/arm/mach-omap2/id.c
 *
 * OMAP2 CPU identification code
 *
 * Copyright (C) 2005 Nokia Corporation
 * Written by Tony Lindgren <tony@atomide.com>
 *
9
 * Copyright (C) 2009-11 Texas Instruments
10 11
 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
 *
12 13 14 15 16 17 18 19
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
20
#include <linux/io.h>
21 22 23 24 25
#include <linux/slab.h>

#ifdef CONFIG_SOC_BUS
#include <linux/sys_soc.h>
#endif
26

27
#include <asm/cputype.h>
28

29
#include "common.h"
30

Tony Lindgren's avatar
Tony Lindgren committed
31
#include "id.h"
32

33
#include "soc.h"
34 35
#include "control.h"

36 37 38
#define OMAP4_SILICON_TYPE_STANDARD		0x01
#define OMAP4_SILICON_TYPE_PERFORMANCE		0x02

39 40
#define OMAP_SOC_MAX_NAME_LENGTH		16

41
static unsigned int omap_revision;
42 43
static char soc_name[OMAP_SOC_MAX_NAME_LENGTH];
static char soc_rev[OMAP_SOC_MAX_NAME_LENGTH];
44
u32 omap_features;
45 46 47 48 49 50

unsigned int omap_rev(void)
{
	return omap_revision;
}
EXPORT_SYMBOL(omap_rev);
51

52 53 54 55
int omap_type(void)
{
	u32 val = 0;

56
	if (cpu_is_omap24xx()) {
57
		val = omap_ctrl_readl(OMAP24XX_CONTROL_STATUS);
58
	} else if (soc_is_am33xx()) {
59
		val = omap_ctrl_readl(AM33XX_CONTROL_STATUS);
60
	} else if (cpu_is_omap34xx()) {
61
		val = omap_ctrl_readl(OMAP343X_CONTROL_STATUS);
62
	} else if (cpu_is_omap44xx()) {
63
		val = omap_ctrl_readl(OMAP4_CTRL_MODULE_CORE_STATUS);
64 65 66 67 68
	} else if (soc_is_omap54xx()) {
		val = omap_ctrl_readl(OMAP5XXX_CONTROL_STATUS);
		val &= OMAP5_DEVICETYPE_MASK;
		val >>= 6;
		goto out;
69
	} else {
70 71 72 73 74 75 76 77 78 79 80 81 82
		pr_err("Cannot detect omap type!\n");
		goto out;
	}

	val &= OMAP2_DEVICETYPE_MASK;
	val >>= 8;

out:
	return val;
}
EXPORT_SYMBOL(omap_type);


Tony Lindgren's avatar
Tony Lindgren committed
83
/*----------------------------------------------------------------------------*/
84

Tony Lindgren's avatar
Tony Lindgren committed
85 86 87 88 89
#define OMAP_TAP_IDCODE		0x0204
#define OMAP_TAP_DIE_ID_0	0x0218
#define OMAP_TAP_DIE_ID_1	0x021C
#define OMAP_TAP_DIE_ID_2	0x0220
#define OMAP_TAP_DIE_ID_3	0x0224
90

91 92 93 94 95
#define OMAP_TAP_DIE_ID_44XX_0	0x0200
#define OMAP_TAP_DIE_ID_44XX_1	0x0208
#define OMAP_TAP_DIE_ID_44XX_2	0x020c
#define OMAP_TAP_DIE_ID_44XX_3	0x0210

Tony Lindgren's avatar
Tony Lindgren committed
96
#define read_tap_reg(reg)	__raw_readl(tap_base  + (reg))
97

Tony Lindgren's avatar
Tony Lindgren committed
98 99 100
struct omap_id {
	u16	hawkeye;	/* Silicon type (Hawkeye id) */
	u8	dev;		/* Device type from production_id reg */
101
	u32	type;		/* Combined type id copied to omap_revision */
Tony Lindgren's avatar
Tony Lindgren committed
102
};
103

Tony Lindgren's avatar
Tony Lindgren committed
104 105 106 107 108 109 110 111 112
/* Register values to detect the OMAP version */
static struct omap_id omap_ids[] __initdata = {
	{ .hawkeye = 0xb5d9, .dev = 0x0, .type = 0x24200024 },
	{ .hawkeye = 0xb5d9, .dev = 0x1, .type = 0x24201024 },
	{ .hawkeye = 0xb5d9, .dev = 0x2, .type = 0x24202024 },
	{ .hawkeye = 0xb5d9, .dev = 0x4, .type = 0x24220024 },
	{ .hawkeye = 0xb5d9, .dev = 0x8, .type = 0x24230024 },
	{ .hawkeye = 0xb68a, .dev = 0x0, .type = 0x24300024 },
};
113

Tony Lindgren's avatar
Tony Lindgren committed
114 115
static void __iomem *tap_base;
static u16 tap_prod_id;
116

117 118
void omap_get_die_id(struct omap_die_id *odi)
{
119
	if (cpu_is_omap44xx() || soc_is_omap54xx()) {
120 121 122 123 124 125 126
		odi->id_0 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_0);
		odi->id_1 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_1);
		odi->id_2 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_2);
		odi->id_3 = read_tap_reg(OMAP_TAP_DIE_ID_44XX_3);

		return;
	}
127 128 129 130 131 132
	odi->id_0 = read_tap_reg(OMAP_TAP_DIE_ID_0);
	odi->id_1 = read_tap_reg(OMAP_TAP_DIE_ID_1);
	odi->id_2 = read_tap_reg(OMAP_TAP_DIE_ID_2);
	odi->id_3 = read_tap_reg(OMAP_TAP_DIE_ID_3);
}

133
void __init omap2xxx_check_revision(void)
134 135
{
	int i, j;
Tony Lindgren's avatar
Tony Lindgren committed
136
	u32 idcode, prod_id;
137
	u16 hawkeye;
Tony Lindgren's avatar
Tony Lindgren committed
138
	u8  dev_type, rev;
139
	struct omap_die_id odi;
140 141

	idcode = read_tap_reg(OMAP_TAP_IDCODE);
142
	prod_id = read_tap_reg(tap_prod_id);
143 144 145
	hawkeye = (idcode >> 12) & 0xffff;
	rev = (idcode >> 28) & 0x0f;
	dev_type = (prod_id >> 16) & 0x0f;
146
	omap_get_die_id(&odi);
147

148 149
	pr_debug("OMAP_TAP_IDCODE 0x%08x REV %i HAWKEYE 0x%04x MANF %03x\n",
		 idcode, rev, hawkeye, (idcode >> 1) & 0x7ff);
150
	pr_debug("OMAP_TAP_DIE_ID_0: 0x%08x\n", odi.id_0);
151
	pr_debug("OMAP_TAP_DIE_ID_1: 0x%08x DEV_REV: %i\n",
152 153 154
		 odi.id_1, (odi.id_1 >> 28) & 0xf);
	pr_debug("OMAP_TAP_DIE_ID_2: 0x%08x\n", odi.id_2);
	pr_debug("OMAP_TAP_DIE_ID_3: 0x%08x\n", odi.id_3);
155 156 157
	pr_debug("OMAP_TAP_PROD_ID_0: 0x%08x DEV_TYPE: %i\n",
		 prod_id, dev_type);

158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174
	/* Check hawkeye ids */
	for (i = 0; i < ARRAY_SIZE(omap_ids); i++) {
		if (hawkeye == omap_ids[i].hawkeye)
			break;
	}

	if (i == ARRAY_SIZE(omap_ids)) {
		printk(KERN_ERR "Unknown OMAP CPU id\n");
		return;
	}

	for (j = i; j < ARRAY_SIZE(omap_ids); j++) {
		if (dev_type == omap_ids[j].dev)
			break;
	}

	if (j == ARRAY_SIZE(omap_ids)) {
Paul Walmsley's avatar
Paul Walmsley committed
175 176
		pr_err("Unknown OMAP device type. Handling it as OMAP%04x\n",
		       omap_ids[i].type >> 16);
177 178 179
		j = i;
	}

180 181 182 183
	sprintf(soc_name, "OMAP%04x", omap_rev() >> 16);
	sprintf(soc_rev, "ES%x", (omap_rev() >> 12) & 0xf);

	pr_info("%s", soc_name);
184
	if ((omap_rev() >> 8) & 0x0f)
185
		pr_info("%s", soc_rev);
186
	pr_info("\n");
Tony Lindgren's avatar
Tony Lindgren committed
187 188
}

189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205
#define OMAP3_SHOW_FEATURE(feat)		\
	if (omap3_has_ ##feat())		\
		printk(#feat" ");

static void __init omap3_cpuinfo(void)
{
	const char *cpu_name;

	/*
	 * OMAP3430 and OMAP3530 are assumed to be same.
	 *
	 * OMAP3525, OMAP3515 and OMAP3503 can be detected only based
	 * on available features. Upon detection, update the CPU id
	 * and CPU class bits.
	 */
	if (cpu_is_omap3630()) {
		cpu_name = "OMAP3630";
206
	} else if (soc_is_am35xx()) {
207 208 209
		cpu_name = (omap3_has_sgx()) ? "AM3517" : "AM3505";
	} else if (cpu_is_ti816x()) {
		cpu_name = "TI816X";
210
	} else if (soc_is_am335x()) {
211 212 213 214 215 216 217 218 219 220 221 222 223 224
		cpu_name =  "AM335X";
	} else if (cpu_is_ti814x()) {
		cpu_name = "TI814X";
	} else if (omap3_has_iva() && omap3_has_sgx()) {
		/* OMAP3430, OMAP3525, OMAP3515, OMAP3503 devices */
		cpu_name = "OMAP3430/3530";
	} else if (omap3_has_iva()) {
		cpu_name = "OMAP3525";
	} else if (omap3_has_sgx()) {
		cpu_name = "OMAP3515";
	} else {
		cpu_name = "OMAP3503";
	}

225 226
	sprintf(soc_name, "%s", cpu_name);

227
	/* Print verbose information */
228
	pr_info("%s %s (", soc_name, soc_rev);
229 230 231 232 233 234 235 236 237 238 239

	OMAP3_SHOW_FEATURE(l2cache);
	OMAP3_SHOW_FEATURE(iva);
	OMAP3_SHOW_FEATURE(sgx);
	OMAP3_SHOW_FEATURE(neon);
	OMAP3_SHOW_FEATURE(isp);
	OMAP3_SHOW_FEATURE(192mhz_clk);

	printk(")\n");
}

240 241 242
#define OMAP3_CHECK_FEATURE(status,feat)				\
	if (((status & OMAP3_ ##feat## _MASK) 				\
		>> OMAP3_ ##feat## _SHIFT) != FEAT_ ##feat## _NONE) { 	\
243
		omap_features |= OMAP3_HAS_ ##feat;			\
244 245
	}

246
void __init omap3xxx_check_features(void)
247 248 249
{
	u32 status;

250
	omap_features = 0;
251 252 253 254 255 256 257 258

	status = omap_ctrl_readl(OMAP3_CONTROL_OMAP_STATUS);

	OMAP3_CHECK_FEATURE(status, L2CACHE);
	OMAP3_CHECK_FEATURE(status, IVA);
	OMAP3_CHECK_FEATURE(status, SGX);
	OMAP3_CHECK_FEATURE(status, NEON);
	OMAP3_CHECK_FEATURE(status, ISP);
259
	if (cpu_is_omap3630())
260
		omap_features |= OMAP3_HAS_192MHZ_CLK;
261
	if (cpu_is_omap3430() || cpu_is_omap3630())
262
		omap_features |= OMAP3_HAS_IO_WAKEUP;
263 264 265
	if (cpu_is_omap3630() || omap_rev() == OMAP3430_REV_ES3_1 ||
	    omap_rev() == OMAP3430_REV_ES3_1_2)
		omap_features |= OMAP3_HAS_IO_CHAIN_CTRL;
266

267
	omap_features |= OMAP3_HAS_SDRC;
268

269 270 271 272 273 274 275 276 277 278 279
	/*
	 * am35x fixups:
	 * - The am35x Chip ID register has bits 12, 7:5, and 3:2 marked as
	 *   reserved and therefore return 0 when read.  Unfortunately,
	 *   OMAP3_CHECK_FEATURE() will interpret some of those zeroes to
	 *   mean that a feature is present even though it isn't so clear
	 *   the incorrectly set feature bits.
	 */
	if (soc_is_am35xx())
		omap_features &= ~(OMAP3_HAS_IVA | OMAP3_HAS_ISP);

280 281 282 283
	/*
	 * TODO: Get additional info (where applicable)
	 *       e.g. Size of L2 cache.
	 */
284 285

	omap3_cpuinfo();
286 287
}

288
void __init omap4xxx_check_features(void)
289 290 291
{
	u32 si_type;

292 293
	si_type =
	(read_tap_reg(OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_1) >> 16) & 0x03;
294

295 296
	if (si_type == OMAP4_SILICON_TYPE_PERFORMANCE)
		omap_features = OMAP4_HAS_PERF_SILICON;
297 298
}

299
void __init ti81xx_check_features(void)
300
{
301
	omap_features = OMAP3_HAS_NEON;
302
	omap3_cpuinfo();
303 304
}

305
void __init omap3xxx_check_revision(void)
Tony Lindgren's avatar
Tony Lindgren committed
306
{
307
	const char *cpu_rev;
Tony Lindgren's avatar
Tony Lindgren committed
308 309 310 311 312 313 314 315 316
	u32 cpuid, idcode;
	u16 hawkeye;
	u8 rev;

	/*
	 * We cannot access revision registers on ES1.0.
	 * If the processor type is Cortex-A8 and the revision is 0x0
	 * it means its Cortex r0p0 which is 3430 ES1.0.
	 */
317
	cpuid = read_cpuid_id();
Tony Lindgren's avatar
Tony Lindgren committed
318
	if ((((cpuid >> 4) & 0xfff) == 0xc08) && ((cpuid & 0xf) == 0x0)) {
319
		omap_revision = OMAP3430_REV_ES1_0;
320
		cpu_rev = "1.0";
321
		return;
Tony Lindgren's avatar
Tony Lindgren committed
322 323 324 325 326 327 328 329 330 331 332
	}

	/*
	 * Detection for 34xx ES2.0 and above can be done with just
	 * hawkeye and rev. See TRM 1.5.2 Device Identification.
	 * Note that rev does not map directly to our defined processor
	 * revision numbers as ES1.0 uses value 0.
	 */
	idcode = read_tap_reg(OMAP_TAP_IDCODE);
	hawkeye = (idcode >> 12) & 0xffff;
	rev = (idcode >> 28) & 0xff;
333

Nishanth Menon's avatar
Nishanth Menon committed
334 335 336
	switch (hawkeye) {
	case 0xb7ae:
		/* Handle 34xx/35xx devices */
Tony Lindgren's avatar
Tony Lindgren committed
337
		switch (rev) {
338 339
		case 0: /* Take care of early samples */
		case 1:
340
			omap_revision = OMAP3430_REV_ES2_0;
341
			cpu_rev = "2.0";
Tony Lindgren's avatar
Tony Lindgren committed
342 343
			break;
		case 2:
344
			omap_revision = OMAP3430_REV_ES2_1;
345
			cpu_rev = "2.1";
Tony Lindgren's avatar
Tony Lindgren committed
346 347
			break;
		case 3:
348
			omap_revision = OMAP3430_REV_ES3_0;
349
			cpu_rev = "3.0";
Tony Lindgren's avatar
Tony Lindgren committed
350
			break;
351
		case 4:
Tony Lindgren's avatar
Tony Lindgren committed
352
			omap_revision = OMAP3430_REV_ES3_1;
353
			cpu_rev = "3.1";
Tony Lindgren's avatar
Tony Lindgren committed
354 355
			break;
		case 7:
356
		/* FALLTHROUGH */
Tony Lindgren's avatar
Tony Lindgren committed
357 358
		default:
			/* Use the latest known revision as default */
Tony Lindgren's avatar
Tony Lindgren committed
359
			omap_revision = OMAP3430_REV_ES3_1_2;
360
			cpu_rev = "3.1.2";
Tony Lindgren's avatar
Tony Lindgren committed
361
		}
Nishanth Menon's avatar
Nishanth Menon committed
362
		break;
363
	case 0xb868:
364 365
		/*
		 * Handle OMAP/AM 3505/3517 devices
366
		 *
367
		 * Set the device to be OMAP3517 here. Actual device
368 369
		 * is identified later based on the features.
		 */
370 371
		switch (rev) {
		case 0:
372
			omap_revision = AM35XX_REV_ES1_0;
373
			cpu_rev = "1.0";
374 375 376 377
			break;
		case 1:
		/* FALLTHROUGH */
		default:
378
			omap_revision = AM35XX_REV_ES1_1;
379
			cpu_rev = "1.1";
380
		}
381
		break;
382
	case 0xb891:
383 384 385 386 387
		/* Handle 36xx devices */

		switch(rev) {
		case 0: /* Take care of early samples */
			omap_revision = OMAP3630_REV_ES1_0;
388
			cpu_rev = "1.0";
389 390 391
			break;
		case 1:
			omap_revision = OMAP3630_REV_ES1_1;
392
			cpu_rev = "1.1";
393 394
			break;
		case 2:
395
		/* FALLTHROUGH */
396
		default:
397
			omap_revision = OMAP3630_REV_ES1_2;
398
			cpu_rev = "1.2";
399
		}
400
		break;
401 402 403 404
	case 0xb81e:
		switch (rev) {
		case 0:
			omap_revision = TI8168_REV_ES1_0;
405
			cpu_rev = "1.0";
406 407
			break;
		case 1:
408
		/* FALLTHROUGH */
409
		default:
410
			omap_revision = TI8168_REV_ES1_1;
411
			cpu_rev = "1.1";
412
			break;
413 414
		}
		break;
415
	case 0xb944:
416 417 418 419 420 421 422 423 424
		switch (rev) {
		case 0:
			omap_revision = AM335X_REV_ES1_0;
			cpu_rev = "1.0";
			break;
		case 1:
			omap_revision = AM335X_REV_ES2_0;
			cpu_rev = "2.0";
			break;
425 426 427 428 429 430
		case 2:
		/* FALLTHROUGH */
		default:
			omap_revision = AM335X_REV_ES2_1;
			cpu_rev = "2.1";
			break;
431
		}
432
		break;
433 434 435 436 437 438
	case 0xb8f2:
		switch (rev) {
		case 0:
		/* FALLTHROUGH */
		case 1:
			omap_revision = TI8148_REV_ES1_0;
439
			cpu_rev = "1.0";
440 441 442
			break;
		case 2:
			omap_revision = TI8148_REV_ES2_0;
443
			cpu_rev = "2.0";
444 445 446 447 448
			break;
		case 3:
		/* FALLTHROUGH */
		default:
			omap_revision = TI8148_REV_ES2_1;
449
			cpu_rev = "2.1";
450 451
			break;
		}
452
		break;
Nishanth Menon's avatar
Nishanth Menon committed
453
	default:
454
		/* Unknown default to latest silicon rev as default */
455
		omap_revision = OMAP3630_REV_ES1_2;
456
		cpu_rev = "1.2";
457
		pr_warn("Warning: unknown chip type; assuming OMAP3630ES1.2\n");
Tony Lindgren's avatar
Tony Lindgren committed
458
	}
459
	sprintf(soc_rev, "ES%s", cpu_rev);
460 461
}

462
void __init omap4xxx_check_revision(void)
Santosh Shilimkar's avatar
Santosh Shilimkar committed
463 464 465 466 467 468 469 470 471 472 473 474
{
	u32 idcode;
	u16 hawkeye;
	u8 rev;

	/*
	 * The IC rev detection is done with hawkeye and rev.
	 * Note that rev does not map directly to defined processor
	 * revision numbers as ES1.0 uses value 0.
	 */
	idcode = read_tap_reg(OMAP_TAP_IDCODE);
	hawkeye = (idcode >> 12) & 0xffff;
475
	rev = (idcode >> 28) & 0xf;
Santosh Shilimkar's avatar
Santosh Shilimkar committed
476

477
	/*
478
	 * Few initial 4430 ES2.0 samples IDCODE is same as ES1.0
479 480
	 * Use ARM register to detect the correct ES version
	 */
481
	if (!rev && (hawkeye != 0xb94e) && (hawkeye != 0xb975)) {
482
		idcode = read_cpuid_id();
483 484 485 486 487 488 489 490 491 492
		rev = (idcode & 0xf) - 1;
	}

	switch (hawkeye) {
	case 0xb852:
		switch (rev) {
		case 0:
			omap_revision = OMAP4430_REV_ES1_0;
			break;
		case 1:
493
		default:
494
			omap_revision = OMAP4430_REV_ES2_0;
495 496 497 498 499 500
		}
		break;
	case 0xb95c:
		switch (rev) {
		case 3:
			omap_revision = OMAP4430_REV_ES2_1;
501
			break;
502 503
		case 4:
			omap_revision = OMAP4430_REV_ES2_2;
504 505 506 507
			break;
		case 6:
		default:
			omap_revision = OMAP4430_REV_ES2_3;
508 509
		}
		break;
510 511 512 513 514
	case 0xb94e:
		switch (rev) {
		case 0:
			omap_revision = OMAP4460_REV_ES1_0;
			break;
515 516 517 518
		case 2:
		default:
			omap_revision = OMAP4460_REV_ES1_1;
			break;
519 520
		}
		break;
521 522 523 524 525 526 527 528
	case 0xb975:
		switch (rev) {
		case 0:
		default:
			omap_revision = OMAP4470_REV_ES1_0;
			break;
		}
		break;
529
	default:
530
		/* Unknown default to latest silicon rev as default */
531
		omap_revision = OMAP4430_REV_ES2_3;
Santosh Shilimkar's avatar
Santosh Shilimkar committed
532 533
	}

534 535 536 537
	sprintf(soc_name, "OMAP%04x", omap_rev() >> 16);
	sprintf(soc_rev, "ES%d.%d", (omap_rev() >> 12) & 0xf,
						(omap_rev() >> 8) & 0xf);
	pr_info("%s %s\n", soc_name, soc_rev);
Santosh Shilimkar's avatar
Santosh Shilimkar committed
538 539
}

540 541 542 543 544 545 546 547 548 549 550 551 552 553
void __init omap5xxx_check_revision(void)
{
	u32 idcode;
	u16 hawkeye;
	u8 rev;

	idcode = read_tap_reg(OMAP_TAP_IDCODE);
	hawkeye = (idcode >> 12) & 0xffff;
	rev = (idcode >> 28) & 0xff;
	switch (hawkeye) {
	case 0xb942:
		switch (rev) {
		case 0:
			omap_revision = OMAP5430_REV_ES1_0;
554 555 556 557
			break;
		case 1:
		default:
			omap_revision = OMAP5430_REV_ES2_0;
558 559 560 561 562 563 564
		}
		break;

	case 0xb998:
		switch (rev) {
		case 0:
			omap_revision = OMAP5432_REV_ES1_0;
565 566 567 568
			break;
		case 1:
		default:
			omap_revision = OMAP5432_REV_ES2_0;
569 570 571 572 573
		}
		break;

	default:
		/* Unknown default to latest silicon rev as default*/
574
		omap_revision = OMAP5430_REV_ES2_0;
575 576
	}

577 578 579 580
	sprintf(soc_name, "OMAP%04x", omap_rev() >> 16);
	sprintf(soc_rev, "ES%d.0", (omap_rev() >> 12) & 0xf);

	pr_info("%s %s\n", soc_name, soc_rev);
581 582
}

Tony Lindgren's avatar
Tony Lindgren committed
583 584 585 586 587 588 589
/*
 * Set up things for map_io and processor detection later on. Gets called
 * pretty much first thing from board init. For multi-omap, this gets
 * cpu_is_omapxxxx() working accurately enough for map_io. Then we'll try to
 * detect the exact revision later on in omap2_detect_revision() once map_io
 * is done.
 */
590
void __init omap2_set_globals_tap(u32 class, void __iomem *tap)
591
{
592 593
	omap_revision = class;
	tap_base = tap;
594

595
	/* XXX What is this intended to do? */
Tony Lindgren's avatar
Tony Lindgren committed
596
	if (cpu_is_omap34xx())
597 598 599 600
		tap_prod_id = 0x0210;
	else
		tap_prod_id = 0x0208;
}
601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650

#ifdef CONFIG_SOC_BUS

static const char const *omap_types[] = {
	[OMAP2_DEVICE_TYPE_TEST]	= "TST",
	[OMAP2_DEVICE_TYPE_EMU]		= "EMU",
	[OMAP2_DEVICE_TYPE_SEC]		= "HS",
	[OMAP2_DEVICE_TYPE_GP]		= "GP",
	[OMAP2_DEVICE_TYPE_BAD]		= "BAD",
};

static const char * __init omap_get_family(void)
{
	if (cpu_is_omap24xx())
		return kasprintf(GFP_KERNEL, "OMAP2");
	else if (cpu_is_omap34xx())
		return kasprintf(GFP_KERNEL, "OMAP3");
	else if (cpu_is_omap44xx())
		return kasprintf(GFP_KERNEL, "OMAP4");
	else if (soc_is_omap54xx())
		return kasprintf(GFP_KERNEL, "OMAP5");
	else
		return kasprintf(GFP_KERNEL, "Unknown");
}

static ssize_t omap_get_type(struct device *dev,
					struct device_attribute *attr,
					char *buf)
{
	return sprintf(buf, "%s\n", omap_types[omap_type()]);
}

static struct device_attribute omap_soc_attr =
	__ATTR(type,  S_IRUGO, omap_get_type,  NULL);

void __init omap_soc_device_init(void)
{
	struct device *parent;
	struct soc_device *soc_dev;
	struct soc_device_attribute *soc_dev_attr;

	soc_dev_attr = kzalloc(sizeof(*soc_dev_attr), GFP_KERNEL);
	if (!soc_dev_attr)
		return;

	soc_dev_attr->machine  = soc_name;
	soc_dev_attr->family   = omap_get_family();
	soc_dev_attr->revision = soc_rev;

	soc_dev = soc_device_register(soc_dev_attr);
651
	if (IS_ERR(soc_dev)) {
652 653 654 655 656
		kfree(soc_dev_attr);
		return;
	}

	parent = soc_device_to_device(soc_dev);
657
	device_create_file(parent, &omap_soc_attr);
658 659
}
#endif /* CONFIG_SOC_BUS */