iwl-4965.c 104 KB
Newer Older
1
2
/******************************************************************************
 *
3
 * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
 *
 * The full GNU General Public License is included in this distribution in the
 * file called LICENSE.
 *
 * Contact Information:
 * James P. Ketrenos <ipw2100-admin@linux.intel.com>
 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
 *
 *****************************************************************************/

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/version.h>
#include <linux/init.h>
#include <linux/pci.h>
#include <linux/dma-mapping.h>
#include <linux/delay.h>
#include <linux/skbuff.h>
#include <linux/netdevice.h>
#include <linux/wireless.h>
#include <net/mac80211.h>
#include <linux/etherdevice.h>
Zhu Yi's avatar
Zhu Yi committed
39
#include <asm/unaligned.h>
40

41
#include "iwl-eeprom.h"
42
#include "iwl-dev.h"
43
#include "iwl-core.h"
44
#include "iwl-io.h"
45
#include "iwl-helpers.h"
46
#include "iwl-calib.h"
47

48
49
/* module parameters */
static struct iwl_mod_params iwl4965_mod_params = {
50
	.num_of_queues = IWL49_NUM_QUEUES,
51
52
	.enable_qos = 1,
	.amsdu_size_8K = 1,
53
	.restart_fw = 1,
54
55
56
	/* the rest are 0 by default */
};

57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
#ifdef CONFIG_IWL4965_HT

static const u16 default_tid_to_tx_fifo[] = {
	IWL_TX_FIFO_AC1,
	IWL_TX_FIFO_AC0,
	IWL_TX_FIFO_AC0,
	IWL_TX_FIFO_AC1,
	IWL_TX_FIFO_AC2,
	IWL_TX_FIFO_AC2,
	IWL_TX_FIFO_AC3,
	IWL_TX_FIFO_AC3,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_NONE,
	IWL_TX_FIFO_AC3
};

#endif	/*CONFIG_IWL4965_HT */

81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
/* check contents of special bootstrap uCode SRAM */
static int iwl4965_verify_bsm(struct iwl_priv *priv)
{
	__le32 *image = priv->ucode_boot.v_addr;
	u32 len = priv->ucode_boot.len;
	u32 reg;
	u32 val;

	IWL_DEBUG_INFO("Begin verify bsm\n");

	/* verify BSM SRAM contents */
	val = iwl_read_prph(priv, BSM_WR_DWCOUNT_REG);
	for (reg = BSM_SRAM_LOWER_BOUND;
	     reg < BSM_SRAM_LOWER_BOUND + len;
	     reg += sizeof(u32), image++) {
		val = iwl_read_prph(priv, reg);
		if (val != le32_to_cpu(*image)) {
			IWL_ERROR("BSM uCode verification failed at "
				  "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
				  BSM_SRAM_LOWER_BOUND,
				  reg - BSM_SRAM_LOWER_BOUND, len,
				  val, le32_to_cpu(*image));
			return -EIO;
		}
	}

	IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n");

	return 0;
}

/**
 * iwl4965_load_bsm - Load bootstrap instructions
 *
 * BSM operation:
 *
 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
 * in special SRAM that does not power down during RFKILL.  When powering back
 * up after power-saving sleeps (or during initial uCode load), the BSM loads
 * the bootstrap program into the on-board processor, and starts it.
 *
 * The bootstrap program loads (via DMA) instructions and data for a new
 * program from host DRAM locations indicated by the host driver in the
 * BSM_DRAM_* registers.  Once the new program is loaded, it starts
 * automatically.
 *
 * When initializing the NIC, the host driver points the BSM to the
 * "initialize" uCode image.  This uCode sets up some internal data, then
 * notifies host via "initialize alive" that it is complete.
 *
 * The host then replaces the BSM_DRAM_* pointer values to point to the
 * normal runtime uCode instructions and a backup uCode data cache buffer
 * (filled initially with starting data values for the on-board processor),
 * then triggers the "initialize" uCode to load and launch the runtime uCode,
 * which begins normal operation.
 *
 * When doing a power-save shutdown, runtime uCode saves data SRAM into
 * the backup data cache in DRAM before SRAM is powered down.
 *
 * When powering back up, the BSM loads the bootstrap program.  This reloads
 * the runtime uCode instructions and the backup data cache into SRAM,
 * and re-launches the runtime uCode from where it left off.
 */
static int iwl4965_load_bsm(struct iwl_priv *priv)
{
	__le32 *image = priv->ucode_boot.v_addr;
	u32 len = priv->ucode_boot.len;
	dma_addr_t pinst;
	dma_addr_t pdata;
	u32 inst_len;
	u32 data_len;
	int i;
	u32 done;
	u32 reg_offset;
	int ret;

	IWL_DEBUG_INFO("Begin load bsm\n");

	/* make sure bootstrap program is no larger than BSM's SRAM size */
	if (len > IWL_MAX_BSM_SIZE)
		return -EINVAL;

	/* Tell bootstrap uCode where to find the "Initialize" uCode
	 *   in host DRAM ... host DRAM physical address bits 35:4 for 4965.
	 * NOTE:  iwl4965_initialize_alive_start() will replace these values,
	 *        after the "initialize" uCode has run, to point to
	 *        runtime/protocol instructions and backup data cache. */
	pinst = priv->ucode_init.p_addr >> 4;
	pdata = priv->ucode_init_data.p_addr >> 4;
	inst_len = priv->ucode_init.len;
	data_len = priv->ucode_init_data.len;

	ret = iwl_grab_nic_access(priv);
	if (ret)
		return ret;

	iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
	iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
	iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
	iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);

	/* Fill BSM memory with bootstrap instructions */
	for (reg_offset = BSM_SRAM_LOWER_BOUND;
	     reg_offset < BSM_SRAM_LOWER_BOUND + len;
	     reg_offset += sizeof(u32), image++)
		_iwl_write_prph(priv, reg_offset, le32_to_cpu(*image));

	ret = iwl4965_verify_bsm(priv);
	if (ret) {
		iwl_release_nic_access(priv);
		return ret;
	}

	/* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
	iwl_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
	iwl_write_prph(priv, BSM_WR_MEM_DST_REG, RTC_INST_LOWER_BOUND);
	iwl_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));

	/* Load bootstrap code into instruction SRAM now,
	 *   to prepare to load "initialize" uCode */
	iwl_write_prph(priv, BSM_WR_CTRL_REG, BSM_WR_CTRL_REG_BIT_START);

	/* Wait for load of bootstrap uCode to finish */
	for (i = 0; i < 100; i++) {
		done = iwl_read_prph(priv, BSM_WR_CTRL_REG);
		if (!(done & BSM_WR_CTRL_REG_BIT_START))
			break;
		udelay(10);
	}
	if (i < 100)
		IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i);
	else {
		IWL_ERROR("BSM write did not complete!\n");
		return -EIO;
	}

	/* Enable future boot loads whenever power management unit triggers it
	 *   (e.g. when powering back up after power-save shutdown) */
	iwl_write_prph(priv, BSM_WR_CTRL_REG, BSM_WR_CTRL_REG_BIT_START_EN);

	iwl_release_nic_access(priv);

	return 0;
}

226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
/**
 * iwl4965_set_ucode_ptrs - Set uCode address location
 *
 * Tell initialization uCode where to find runtime uCode.
 *
 * BSM registers initially contain pointers to initialization uCode.
 * We need to replace them to load runtime uCode inst and data,
 * and to save runtime data when powering down.
 */
static int iwl4965_set_ucode_ptrs(struct iwl_priv *priv)
{
	dma_addr_t pinst;
	dma_addr_t pdata;
	unsigned long flags;
	int ret = 0;

	/* bits 35:4 for 4965 */
	pinst = priv->ucode_code.p_addr >> 4;
	pdata = priv->ucode_data_backup.p_addr >> 4;

	spin_lock_irqsave(&priv->lock, flags);
	ret = iwl_grab_nic_access(priv);
	if (ret) {
		spin_unlock_irqrestore(&priv->lock, flags);
		return ret;
	}

	/* Tell bootstrap uCode where to find image to load */
	iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
	iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
	iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
				 priv->ucode_data.len);

	/* Inst bytecount must be last to set up, bit 31 signals uCode
	 *   that all new ptr/size info is in place */
	iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
				 priv->ucode_code.len | BSM_DRAM_INST_LOAD);
	iwl_release_nic_access(priv);

	spin_unlock_irqrestore(&priv->lock, flags);

	IWL_DEBUG_INFO("Runtime uCode pointers are set.\n");

	return ret;
}

/**
 * iwl4965_init_alive_start - Called after REPLY_ALIVE notification received
 *
 * Called after REPLY_ALIVE notification received from "initialize" uCode.
 *
 * The 4965 "initialize" ALIVE reply contains calibration data for:
 *   Voltage, temperature, and MIMO tx gain correction, now stored in priv
 *   (3945 does not contain this data).
 *
 * Tell "initialize" uCode to go ahead and load the runtime uCode.
*/
static void iwl4965_init_alive_start(struct iwl_priv *priv)
{
	/* Check alive response for "valid" sign from uCode */
	if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
		/* We had an error bringing up the hardware, so take it
		 * all the way back down so we can try again */
		IWL_DEBUG_INFO("Initialize Alive failed.\n");
		goto restart;
	}

	/* Bootstrap uCode has loaded initialize uCode ... verify inst image.
	 * This is a paranoid check, because we would not have gotten the
	 * "initialize" alive if code weren't properly loaded.  */
	if (iwl_verify_ucode(priv)) {
		/* Runtime instruction load was bad;
		 * take it all the way back down so we can try again */
		IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n");
		goto restart;
	}

	/* Calculate temperature */
	priv->temperature = iwl4965_get_temperature(priv);

	/* Send pointers to protocol/runtime uCode image ... init code will
	 * load and launch runtime uCode, which will send us another "Alive"
	 * notification. */
	IWL_DEBUG_INFO("Initialization Alive received.\n");
	if (iwl4965_set_ucode_ptrs(priv)) {
		/* Runtime instruction load won't happen;
		 * take it all the way back down so we can try again */
		IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n");
		goto restart;
	}
	return;

restart:
	queue_work(priv->workqueue, &priv->restart);
}

322
323
324
325
326
327
static int is_fat_channel(__le32 rxon_flags)
{
	return (rxon_flags & RXON_FLG_CHANNEL_MODE_PURE_40_MSK) ||
		(rxon_flags & RXON_FLG_CHANNEL_MODE_MIXED_MSK);
}

328
329
330
331
332
333
334
335
int iwl4965_hwrate_to_plcp_idx(u32 rate_n_flags)
{
	int idx = 0;

	/* 4965 HT rate format */
	if (rate_n_flags & RATE_MCS_HT_MSK) {
		idx = (rate_n_flags & 0xff);

336
337
		if (idx >= IWL_RATE_MIMO2_6M_PLCP)
			idx = idx - IWL_RATE_MIMO2_6M_PLCP;
338
339
340
341
342
343
344
345
346
347

		idx += IWL_FIRST_OFDM_RATE;
		/* skip 9M not supported in ht*/
		if (idx >= IWL_RATE_9M_INDEX)
			idx += 1;
		if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
			return idx;

	/* 4965 legacy rate format, search for match in table */
	} else {
348
349
		for (idx = 0; idx < ARRAY_SIZE(iwl_rates); idx++)
			if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
350
351
352
353
354
355
				return idx;
	}

	return -1;
}

356
357
358
/**
 * translate ucode response to mac80211 tx status control values
 */
359
void iwl4965_hwrate_to_tx_control(struct iwl_priv *priv, u32 rate_n_flags,
360
361
362
363
364
				  struct ieee80211_tx_control *control)
{
	int rate_index;

	control->antenna_sel_tx =
365
		((rate_n_flags & RATE_MCS_ANT_ABC_MSK) >> RATE_MCS_ANT_POS);
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
	if (rate_n_flags & RATE_MCS_HT_MSK)
		control->flags |= IEEE80211_TXCTL_OFDM_HT;
	if (rate_n_flags & RATE_MCS_GF_MSK)
		control->flags |= IEEE80211_TXCTL_GREEN_FIELD;
	if (rate_n_flags & RATE_MCS_FAT_MSK)
		control->flags |= IEEE80211_TXCTL_40_MHZ_WIDTH;
	if (rate_n_flags & RATE_MCS_DUP_MSK)
		control->flags |= IEEE80211_TXCTL_DUP_DATA;
	if (rate_n_flags & RATE_MCS_SGI_MSK)
		control->flags |= IEEE80211_TXCTL_SHORT_GI;
	/* since iwl4965_hwrate_to_plcp_idx is band indifferent, we always use
	 * IEEE80211_BAND_2GHZ band as it contains all the rates */
	rate_index = iwl4965_hwrate_to_plcp_idx(rate_n_flags);
	if (rate_index == -1)
		control->tx_rate = NULL;
	else
		control->tx_rate =
			&priv->bands[IEEE80211_BAND_2GHZ].bitrates[rate_index];
}
385

386
int iwl4965_hw_rxq_stop(struct iwl_priv *priv)
387
388
389
390
391
{
	int rc;
	unsigned long flags;

	spin_lock_irqsave(&priv->lock, flags);
392
	rc = iwl_grab_nic_access(priv);
393
394
395
396
397
	if (rc) {
		spin_unlock_irqrestore(&priv->lock, flags);
		return rc;
	}

398
	/* stop Rx DMA */
399
400
	iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
	rc = iwl_poll_direct_bit(priv, FH_MEM_RSSR_RX_STATUS_REG,
401
402
403
404
				     (1 << 24), 1000);
	if (rc < 0)
		IWL_ERROR("Can't stop Rx DMA.\n");

405
	iwl_release_nic_access(priv);
406
407
408
409
410
	spin_unlock_irqrestore(&priv->lock, flags);

	return 0;
}

411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
/*
 * EEPROM handlers
 */

static int iwl4965_eeprom_check_version(struct iwl_priv *priv)
{
	u16 eeprom_ver;
	u16 calib_ver;

	eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);

	calib_ver = iwl_eeprom_query16(priv, EEPROM_4965_CALIB_VERSION_OFFSET);

	if (eeprom_ver < EEPROM_4965_EEPROM_VERSION ||
	    calib_ver < EEPROM_4965_TX_POWER_VERSION)
		goto err;

	return 0;
err:
	IWL_ERROR("Unsuported EEPROM VER=0x%x < 0x%x CALIB=0x%x < 0x%x\n",
		  eeprom_ver, EEPROM_4965_EEPROM_VERSION,
		  calib_ver, EEPROM_4965_TX_POWER_VERSION);
	return -EINVAL;

}
436
int iwl4965_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
437
{
438
	int ret;
439
440
441
	unsigned long flags;

	spin_lock_irqsave(&priv->lock, flags);
442
	ret = iwl_grab_nic_access(priv);
443
	if (ret) {
444
		spin_unlock_irqrestore(&priv->lock, flags);
445
		return ret;
446
447
	}

Tomas Winkler's avatar
Tomas Winkler committed
448
	if (src == IWL_PWR_SRC_VAUX) {
449
		u32 val;
450
		ret = pci_read_config_dword(priv->pci_dev, PCI_POWER_SOURCE,
Tomas Winkler's avatar
Tomas Winkler committed
451
					    &val);
452

Tomas Winkler's avatar
Tomas Winkler committed
453
		if (val & PCI_CFG_PMC_PME_FROM_D3COLD_SUPPORT) {
454
			iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
Tomas Winkler's avatar
Tomas Winkler committed
455
456
457
458
					       APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
					       ~APMG_PS_CTRL_MSK_PWR_SRC);
		}
	} else {
459
		iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
Tomas Winkler's avatar
Tomas Winkler committed
460
461
462
				       APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
				       ~APMG_PS_CTRL_MSK_PWR_SRC);
	}
463

464
	iwl_release_nic_access(priv);
465
466
	spin_unlock_irqrestore(&priv->lock, flags);

467
	return ret;
468
469
}

470
static int iwl4965_disable_tx_fifo(struct iwl_priv *priv)
471
472
{
	unsigned long flags;
473
	int ret;
474
475

	spin_lock_irqsave(&priv->lock, flags);
476

477
	ret = iwl_grab_nic_access(priv);
478
479
	if (unlikely(ret)) {
		IWL_ERROR("Tx fifo reset failed");
480
		spin_unlock_irqrestore(&priv->lock, flags);
481
		return ret;
482
483
	}

484
	iwl_write_prph(priv, IWL49_SCD_TXFACT, 0);
485
	iwl_release_nic_access(priv);
486
487
488
489
490
	spin_unlock_irqrestore(&priv->lock, flags);

	return 0;
}

Tomas Winkler's avatar
Tomas Winkler committed
491
static int iwl4965_apm_init(struct iwl_priv *priv)
492
{
Tomas Winkler's avatar
Tomas Winkler committed
493
	int ret = 0;
494

495
	iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
Tomas Winkler's avatar
Tomas Winkler committed
496
			  CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
497

Tomas Winkler's avatar
Tomas Winkler committed
498
499
	/* set "initialization complete" bit to move adapter
	 * D0U* --> D0A* state */
500
	iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
501

Tomas Winkler's avatar
Tomas Winkler committed
502
503
504
505
506
507
508
	/* wait for clock stabilization */
	ret = iwl_poll_bit(priv, CSR_GP_CNTRL,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			   CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
	if (ret < 0) {
		IWL_DEBUG_INFO("Failed to init the card\n");
		goto out;
509
510
	}

Tomas Winkler's avatar
Tomas Winkler committed
511
512
513
	ret = iwl_grab_nic_access(priv);
	if (ret)
		goto out;
514

Tomas Winkler's avatar
Tomas Winkler committed
515
	/* enable DMA */
516
517
	iwl_write_prph(priv, APMG_CLK_CTRL_REG,
			APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
518
519
520

	udelay(20);

521
	iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
Tomas Winkler's avatar
Tomas Winkler committed
522
			  APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
523

524
	iwl_release_nic_access(priv);
Tomas Winkler's avatar
Tomas Winkler committed
525
526
527
528
out:
	return ret;
}

529
530

static void iwl4965_nic_config(struct iwl_priv *priv)
Tomas Winkler's avatar
Tomas Winkler committed
531
532
533
{
	unsigned long flags;
	u32 val;
534
535
	u16 radio_cfg;
	u8 val_link;
Tomas Winkler's avatar
Tomas Winkler committed
536

537
538
	spin_lock_irqsave(&priv->lock, flags);

539
	if ((priv->rev_id & 0x80) == 0x80 && (priv->rev_id & 0x7f) < 8) {
540
541
542
543
544
545
546
547
548
549
550
		pci_read_config_dword(priv->pci_dev, PCI_REG_WUM8, &val);
		/* Enable No Snoop field */
		pci_write_config_dword(priv->pci_dev, PCI_REG_WUM8,
				       val & ~(1 << 11));
	}

	pci_read_config_byte(priv->pci_dev, PCI_LINK_CTRL, &val_link);

	/* disable L1 entry -- workaround for pre-B1 */
	pci_write_config_byte(priv->pci_dev, PCI_LINK_CTRL, val_link & ~0x02);

551
	radio_cfg = iwl_eeprom_query16(priv, EEPROM_RADIO_CONFIG);
552

553
554
555
556
557
558
	/* write radio config values to register */
	if (EEPROM_RF_CFG_TYPE_MSK(radio_cfg) == EEPROM_4965_RF_CFG_TYPE_MAX)
		iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
			    EEPROM_RF_CFG_TYPE_MSK(radio_cfg) |
			    EEPROM_RF_CFG_STEP_MSK(radio_cfg) |
			    EEPROM_RF_CFG_DASH_MSK(radio_cfg));
559

560
	/* set CSR_HW_CONFIG_REG for uCode use */
561
	iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
562
563
		    CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI |
		    CSR_HW_IF_CONFIG_REG_BIT_MAC_SI);
564

565
566
567
568
569
570
	priv->calib_info = (struct iwl_eeprom_calib_info *)
		iwl_eeprom_query_addr(priv, EEPROM_4965_CALIB_TXPOWER_OFFSET);

	spin_unlock_irqrestore(&priv->lock, flags);
}

571
int iwl4965_hw_nic_stop_master(struct iwl_priv *priv)
572
573
574
575
576
577
578
579
{
	int rc = 0;
	u32 reg_val;
	unsigned long flags;

	spin_lock_irqsave(&priv->lock, flags);

	/* set stop master bit */
580
	iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
581

582
	reg_val = iwl_read32(priv, CSR_GP_CNTRL);
583
584
585
586
587
588

	if (CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE ==
	    (reg_val & CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE))
		IWL_DEBUG_INFO("Card in power save, master is already "
			       "stopped\n");
	else {
589
		rc = iwl_poll_bit(priv, CSR_RESET,
590
591
592
593
594
595
596
597
598
599
600
601
602
603
				  CSR_RESET_REG_FLAG_MASTER_DISABLED,
				  CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
		if (rc < 0) {
			spin_unlock_irqrestore(&priv->lock, flags);
			return rc;
		}
	}

	spin_unlock_irqrestore(&priv->lock, flags);
	IWL_DEBUG_INFO("stop master\n");

	return rc;
}

604
605
606
/**
 * iwl4965_hw_txq_ctx_stop - Stop all Tx DMA channels, free Tx queue memory
 */
607
void iwl4965_hw_txq_ctx_stop(struct iwl_priv *priv)
608
609
610
611
612
{

	int txq_id;
	unsigned long flags;

613
	/* Stop each Tx DMA channel, and wait for it to be idle */
Tomas Winkler's avatar
Tomas Winkler committed
614
	for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
615
		spin_lock_irqsave(&priv->lock, flags);
616
		if (iwl_grab_nic_access(priv)) {
617
618
619
620
			spin_unlock_irqrestore(&priv->lock, flags);
			continue;
		}

621
		iwl_write_direct32(priv,
622
623
624
				   FH_TCSR_CHNL_TX_CONFIG_REG(txq_id), 0x0);
		iwl_poll_direct_bit(priv, FH_TSSR_TX_STATUS_REG,
				    FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE
625
626
				    (txq_id), 200);
		iwl_release_nic_access(priv);
627
628
629
		spin_unlock_irqrestore(&priv->lock, flags);
	}

630
	/* Deallocate memory for all Tx queues */
631
	iwl_hw_txq_ctx_free(priv);
632
633
}

634
int iwl4965_hw_nic_reset(struct iwl_priv *priv)
635
636
637
638
{
	int rc = 0;
	unsigned long flags;

Christoph Hellwig's avatar
Christoph Hellwig committed
639
	iwl4965_hw_nic_stop_master(priv);
640
641
642

	spin_lock_irqsave(&priv->lock, flags);

643
	iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
644
645
646

	udelay(10);

647
648
	iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
	rc = iwl_poll_bit(priv, CSR_RESET,
649
650
651
652
653
			  CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
			  CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25);

	udelay(10);

654
	rc = iwl_grab_nic_access(priv);
655
	if (!rc) {
656
657
658
		iwl_write_prph(priv, APMG_CLK_EN_REG,
				APMG_CLK_VAL_DMA_CLK_RQT |
				APMG_CLK_VAL_BSM_CLK_RQT);
659
660
661

		udelay(10);

662
663
		iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
					APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
664

665
		iwl_release_nic_access(priv);
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
	}

	clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
	wake_up_interruptible(&priv->wait_command_queue);

	spin_unlock_irqrestore(&priv->lock, flags);

	return rc;

}

#define REG_RECALIB_PERIOD (60)

/**
 * iwl4965_bg_statistics_periodic - Timer callback to queue statistics
 *
682
 * This callback is provided in order to send a statistics request.
683
684
685
686
 *
 * This timer function is continually reset to execute within
 * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
 * was received.  We need to ensure we receive the statistics in order
687
 * to update the temperature used for calibrating the TXPOWER.
688
689
690
 */
static void iwl4965_bg_statistics_periodic(unsigned long data)
{
691
	struct iwl_priv *priv = (struct iwl_priv *)data;
692
693
694
695

	if (test_bit(STATUS_EXIT_PENDING, &priv->status))
		return;

696
	iwl_send_statistics_request(priv, CMD_ASYNC);
697
698
}

699
void iwl4965_rf_kill_ct_config(struct iwl_priv *priv)
700
{
Christoph Hellwig's avatar
Christoph Hellwig committed
701
	struct iwl4965_ct_kill_config cmd;
702
	unsigned long flags;
703
	int ret = 0;
704
705

	spin_lock_irqsave(&priv->lock, flags);
706
	iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
707
708
709
		    CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
	spin_unlock_irqrestore(&priv->lock, flags);

710
	cmd.critical_temperature_R =
711
712
		cpu_to_le32(priv->hw_params.ct_kill_threshold);

713
714
715
	ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
			       sizeof(cmd), &cmd);
	if (ret)
716
717
		IWL_ERROR("REPLY_CT_KILL_CONFIG_CMD failed\n");
	else
718
719
720
		IWL_DEBUG_INFO("REPLY_CT_KILL_CONFIG_CMD succeeded, "
			"critical temperature is %d\n",
			cmd.critical_temperature_R);
721
722
}

723
#ifdef CONFIG_IWL4965_RUN_TIME_CALIB
724
725
726
727

/* Reset differential Rx gains in NIC to prepare for chain noise calibration.
 * Called after every association, but this runs only once!
 *  ... once chain noise is calibrated the first time, it's good forever.  */
728
static void iwl4965_chain_noise_reset(struct iwl_priv *priv)
729
{
730
	struct iwl_chain_noise_data *data = &(priv->chain_noise_data);
731

732
	if ((data->state == IWL_CHAIN_NOISE_ALIVE) && iwl_is_associated(priv)) {
Christoph Hellwig's avatar
Christoph Hellwig committed
733
		struct iwl4965_calibration_cmd cmd;
734
735
736
737
738
739

		memset(&cmd, 0, sizeof(cmd));
		cmd.opCode = PHY_CALIBRATE_DIFF_GAIN_CMD;
		cmd.diff_gain_a = 0;
		cmd.diff_gain_b = 0;
		cmd.diff_gain_c = 0;
740
741
742
		if (iwl_send_cmd_pdu(priv, REPLY_PHY_CALIBRATION_CMD,
				 sizeof(cmd), &cmd))
			IWL_ERROR("Could not send REPLY_PHY_CALIBRATION_CMD\n");
743
744
745
746
747
		data->state = IWL_CHAIN_NOISE_ACCUMULATE;
		IWL_DEBUG_CALIB("Run chain_noise_calibrate\n");
	}
}

748
749
750
751
static void iwl4965_gain_computation(struct iwl_priv *priv,
		u32 *average_noise,
		u16 min_average_noise_antenna_i,
		u32 min_average_noise)
752
{
753
754
	int i, ret;
	struct iwl_chain_noise_data *data = &priv->chain_noise_data;
755

756
	data->delta_gain_code[min_average_noise_antenna_i] = 0;
757

758
759
	for (i = 0; i < NUM_RX_CHAINS; i++) {
		s32 delta_g = 0;
760

761
762
		if (!(data->disconn_array[i]) &&
		    (data->delta_gain_code[i] ==
763
			     CHAIN_NOISE_DELTA_GAIN_INIT_VAL)) {
764
765
766
767
768
769
770
771
772
773
			delta_g = average_noise[i] - min_average_noise;
			data->delta_gain_code[i] = (u8)((delta_g * 10) / 15);
			data->delta_gain_code[i] =
				min(data->delta_gain_code[i],
				(u8) CHAIN_NOISE_MAX_DELTA_GAIN_CODE);

			data->delta_gain_code[i] =
				(data->delta_gain_code[i] | (1 << 2));
		} else {
			data->delta_gain_code[i] = 0;
774
775
		}
	}
776
777
778
779
	IWL_DEBUG_CALIB("delta_gain_codes: a %d b %d c %d\n",
		     data->delta_gain_code[0],
		     data->delta_gain_code[1],
		     data->delta_gain_code[2]);
780

781
782
783
784
	/* Differential gain gets sent to uCode only once */
	if (!data->radio_write) {
		struct iwl4965_calibration_cmd cmd;
		data->radio_write = 1;
785

786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
		memset(&cmd, 0, sizeof(cmd));
		cmd.opCode = PHY_CALIBRATE_DIFF_GAIN_CMD;
		cmd.diff_gain_a = data->delta_gain_code[0];
		cmd.diff_gain_b = data->delta_gain_code[1];
		cmd.diff_gain_c = data->delta_gain_code[2];
		ret = iwl_send_cmd_pdu(priv, REPLY_PHY_CALIBRATION_CMD,
				      sizeof(cmd), &cmd);
		if (ret)
			IWL_DEBUG_CALIB("fail sending cmd "
				     "REPLY_PHY_CALIBRATION_CMD \n");

		/* TODO we might want recalculate
		 * rx_chain in rxon cmd */

		/* Mark so we run this algo only once! */
		data->state = IWL_CHAIN_NOISE_CALIBRATED;
802
	}
803
804
805
806
807
808
809
	data->chain_noise_a = 0;
	data->chain_noise_b = 0;
	data->chain_noise_c = 0;
	data->chain_signal_a = 0;
	data->chain_signal_b = 0;
	data->chain_signal_c = 0;
	data->beacon_count = 0;
810
811
812
813
}

static void iwl4965_bg_sensitivity_work(struct work_struct *work)
{
814
	struct iwl_priv *priv = container_of(work, struct iwl_priv,
815
816
817
818
819
820
821
822
823
824
825
			sensitivity_work);

	mutex_lock(&priv->mutex);

	if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
	    test_bit(STATUS_SCANNING, &priv->status)) {
		mutex_unlock(&priv->mutex);
		return;
	}

	if (priv->start_calib) {
826
827
828
		iwl_chain_noise_calibration(priv, &priv->statistics);

		iwl_sensitivity_calibration(priv, &priv->statistics);
829
830
831
832
833
	}

	mutex_unlock(&priv->mutex);
	return;
}
834
#endif /*CONFIG_IWL4965_RUN_TIME_CALIB*/
835
836
837

static void iwl4965_bg_txpower_work(struct work_struct *work)
{
838
	struct iwl_priv *priv = container_of(work, struct iwl_priv,
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
			txpower_work);

	/* If a scan happened to start before we got here
	 * then just return; the statistics notification will
	 * kick off another scheduled work to compensate for
	 * any temperature delta we missed here. */
	if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
	    test_bit(STATUS_SCANNING, &priv->status))
		return;

	mutex_lock(&priv->mutex);

	/* Regardless of if we are assocaited, we must reconfigure the
	 * TX power since frames can be sent on non-radar channels while
	 * not associated */
Christoph Hellwig's avatar
Christoph Hellwig committed
854
	iwl4965_hw_reg_send_txpower(priv);
855
856
857
858
859
860
861
862
863
864
865

	/* Update last_temperature to keep is_calib_needed from running
	 * when it isn't needed... */
	priv->last_temperature = priv->temperature;

	mutex_unlock(&priv->mutex);
}

/*
 * Acquire priv->lock before calling this function !
 */
866
static void iwl4965_set_wr_ptrs(struct iwl_priv *priv, int txq_id, u32 index)
867
{
868
	iwl_write_direct32(priv, HBUS_TARG_WRPTR,
869
			     (index & 0xff) | (txq_id << 8));
Tomas Winkler's avatar
Tomas Winkler committed
870
	iwl_write_prph(priv, IWL49_SCD_QUEUE_RDPTR(txq_id), index);
871
872
}

873
874
875
876
877
878
/**
 * iwl4965_tx_queue_set_status - (optionally) start Tx/Cmd queue
 * @tx_fifo_id: Tx DMA/FIFO channel (range 0-7) that the queue will feed
 * @scd_retry: (1) Indicates queue will be used in aggregation mode
 *
 * NOTE:  Acquire priv->lock before calling this function !
879
 */
880
static void iwl4965_tx_queue_set_status(struct iwl_priv *priv,
881
					struct iwl_tx_queue *txq,
882
883
884
					int tx_fifo_id, int scd_retry)
{
	int txq_id = txq->q.id;
885
886

	/* Find out whether to activate Tx queue */
887
888
	int active = test_bit(txq_id, &priv->txq_ctx_active_msk)?1:0;

889
	/* Set up and activate */
Tomas Winkler's avatar
Tomas Winkler committed
890
	iwl_write_prph(priv, IWL49_SCD_QUEUE_STATUS_BITS(txq_id),
891
892
893
894
895
			 (active << IWL49_SCD_QUEUE_STTS_REG_POS_ACTIVE) |
			 (tx_fifo_id << IWL49_SCD_QUEUE_STTS_REG_POS_TXF) |
			 (scd_retry << IWL49_SCD_QUEUE_STTS_REG_POS_WSL) |
			 (scd_retry << IWL49_SCD_QUEUE_STTS_REG_POS_SCD_ACK) |
			 IWL49_SCD_QUEUE_STTS_REG_MSK);
896
897
898
899

	txq->sched_retry = scd_retry;

	IWL_DEBUG_INFO("%s %s Queue %d on AC %d\n",
900
		       active ? "Activate" : "Deactivate",
901
902
903
904
905
906
907
908
		       scd_retry ? "BA" : "AC", txq_id, tx_fifo_id);
}

static const u16 default_queue_to_tx_fifo[] = {
	IWL_TX_FIFO_AC3,
	IWL_TX_FIFO_AC2,
	IWL_TX_FIFO_AC1,
	IWL_TX_FIFO_AC0,
909
	IWL49_CMD_FIFO_NUM,
910
911
912
913
	IWL_TX_FIFO_HCCA_1,
	IWL_TX_FIFO_HCCA_2
};

914
int iwl4965_alive_notify(struct iwl_priv *priv)
915
916
917
918
{
	u32 a;
	int i = 0;
	unsigned long flags;
919
	int ret;
920
921
922

	spin_lock_irqsave(&priv->lock, flags);

923
#ifdef CONFIG_IWL4965_RUN_TIME_CALIB
924
	memset(&(priv->sensitivity_data), 0,
925
	       sizeof(struct iwl_sensitivity_data));
926
	memset(&(priv->chain_noise_data), 0,
927
	       sizeof(struct iwl_chain_noise_data));
928
929
930
	for (i = 0; i < NUM_RX_CHAINS; i++)
		priv->chain_noise_data.delta_gain_code[i] =
				CHAIN_NOISE_DELTA_GAIN_INIT_VAL;
931
#endif /* CONFIG_IWL4965_RUN_TIME_CALIB*/
932
	ret = iwl_grab_nic_access(priv);
933
	if (ret) {
934
		spin_unlock_irqrestore(&priv->lock, flags);
935
		return ret;
936
937
	}

938
	/* Clear 4965's internal Tx Scheduler data base */
Tomas Winkler's avatar
Tomas Winkler committed
939
	priv->scd_base_addr = iwl_read_prph(priv, IWL49_SCD_SRAM_BASE_ADDR);
940
941
	a = priv->scd_base_addr + IWL49_SCD_CONTEXT_DATA_OFFSET;
	for (; a < priv->scd_base_addr + IWL49_SCD_TX_STTS_BITMAP_OFFSET; a += 4)
942
		iwl_write_targ_mem(priv, a, 0);
943
	for (; a < priv->scd_base_addr + IWL49_SCD_TRANSLATE_TBL_OFFSET; a += 4)
944
		iwl_write_targ_mem(priv, a, 0);
Tomas Winkler's avatar
Tomas Winkler committed
945
	for (; a < sizeof(u16) * priv->hw_params.max_txq_num; a += 4)
946
		iwl_write_targ_mem(priv, a, 0);
947

948
	/* Tel 4965 where to find Tx byte count tables */
Tomas Winkler's avatar
Tomas Winkler committed
949
	iwl_write_prph(priv, IWL49_SCD_DRAM_BASE_ADDR,
950
		(priv->shared_phys +
Christoph Hellwig's avatar
Christoph Hellwig committed
951
		 offsetof(struct iwl4965_shared, queues_byte_cnt_tbls)) >> 10);
952
953

	/* Disable chain mode for all queues */
Tomas Winkler's avatar
Tomas Winkler committed
954
	iwl_write_prph(priv, IWL49_SCD_QUEUECHAIN_SEL, 0);
955

956
	/* Initialize each Tx queue (including the command queue) */
Tomas Winkler's avatar
Tomas Winkler committed
957
	for (i = 0; i < priv->hw_params.max_txq_num; i++) {
958
959

		/* TFD circular buffer read/write indexes */
Tomas Winkler's avatar
Tomas Winkler committed
960
		iwl_write_prph(priv, IWL49_SCD_QUEUE_RDPTR(i), 0);
961
		iwl_write_direct32(priv, HBUS_TARG_WRPTR, 0 | (i << 8));
962
963

		/* Max Tx Window size for Scheduler-ACK mode */
964
		iwl_write_targ_mem(priv, priv->scd_base_addr +
965
966
967
968
				IWL49_SCD_CONTEXT_QUEUE_OFFSET(i),
				(SCD_WIN_SIZE <<
				IWL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_POS) &
				IWL49_SCD_QUEUE_CTX_REG1_WIN_SIZE_MSK);
969
970

		/* Frame limit */
971
		iwl_write_targ_mem(priv, priv->scd_base_addr +
972
973
974
975
976
				IWL49_SCD_CONTEXT_QUEUE_OFFSET(i) +
				sizeof(u32),
				(SCD_FRAME_LIMIT <<
				IWL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) &
				IWL49_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK);
977
978

	}
Tomas Winkler's avatar
Tomas Winkler committed
979
	iwl_write_prph(priv, IWL49_SCD_INTERRUPT_MASK,
Tomas Winkler's avatar
Tomas Winkler committed
980
				 (1 << priv->hw_params.max_txq_num) - 1);
981

982
	/* Activate all Tx DMA/FIFO channels */
Tomas Winkler's avatar
Tomas Winkler committed
983
	iwl_write_prph(priv, IWL49_SCD_TXFACT,
984
985
986
				 SCD_TXFACT_REG_TXFIFO_MASK(0, 7));

	iwl4965_set_wr_ptrs(priv, IWL_CMD_QUEUE_NUM, 0);
987
988

	/* Map each Tx/cmd queue to its corresponding fifo */
989
990
	for (i = 0; i < ARRAY_SIZE(default_queue_to_tx_fifo); i++) {
		int ac = default_queue_to_tx_fifo[i];
991
		iwl_txq_ctx_activate(priv, i);
992
993
994
		iwl4965_tx_queue_set_status(priv, &priv->txq[i], ac, 0);
	}

995
	iwl_release_nic_access(priv);
996
997
	spin_unlock_irqrestore(&priv->lock, flags);

998
999
1000
	/* Ask for statistics now, the uCode will send statistics notification
	 * periodically after association */
	iwl_send_statistics_request(priv, CMD_ASYNC);
1001
	return ret;
1002
1003
}

1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
#ifdef CONFIG_IWL4965_RUN_TIME_CALIB
static struct iwl_sensitivity_ranges iwl4965_sensitivity = {
	.min_nrg_cck = 97,
	.max_nrg_cck = 0,

	.auto_corr_min_ofdm = 85,
	.auto_corr_min_ofdm_mrc = 170,
	.auto_corr_min_ofdm_x1 = 105,
	.auto_corr_min_ofdm_mrc_x1 = 220,

	.auto_corr_max_ofdm = 120,
	.auto_corr_max_ofdm_mrc = 210,
	.auto_corr_max_ofdm_x1 = 140,
	.auto_corr_max_ofdm_mrc_x1 = 270,

	.auto_corr_min_cck = 125,
	.auto_corr_max_cck = 200,
	.auto_corr_min_cck_mrc = 200,
	.auto_corr_max_cck_mrc = 400,

	.nrg_th_cck = 100,
	.nrg_th_ofdm = 100,
};
#endif

1029
/**
Tomas Winkler's avatar
Tomas Winkler committed
1030
 * iwl4965_hw_set_hw_params
1031
1032
1033
 *
 * Called when initializing driver
 */
Tomas Winkler's avatar
Tomas Winkler committed
1034
int iwl4965_hw_set_hw_params(struct iwl_priv *priv)
1035
{
1036

1037
	if ((priv->cfg->mod_params->num_of_queues > IWL49_NUM_QUEUES) ||
1038
	    (priv->cfg->mod_params->num_of_queues < IWL_MIN_NUM_QUEUES)) {
1039
		IWL_ERROR("invalid queues_num, should be between %d and %d\n",
1040
			  IWL_MIN_NUM_QUEUES, IWL49_NUM_QUEUES);
1041
		return -EINVAL;
1042
	}
1043

Tomas Winkler's avatar
Tomas Winkler committed
1044
	priv->hw_params.max_txq_num = priv->cfg->mod_params->num_of_queues;
1045
	priv->hw_params.sw_crypto = priv->cfg->mod_params->sw_crypto;
Tomas Winkler's avatar
Tomas Winkler committed
1046
1047
	priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
	priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
1048
	if (priv->cfg->mod_params->amsdu_size_8K)
Tomas Winkler's avatar
Tomas Winkler committed
1049
		priv->hw_params.rx_buf_size = IWL_RX_BUF_SIZE_8K;
1050
	else
Tomas Winkler's avatar
Tomas Winkler committed
1051
1052
1053
1054
		priv->hw_params.rx_buf_size = IWL_RX_BUF_SIZE_4K;
	priv->hw_params.max_pkt_size = priv->hw_params.rx_buf_size - 256;
	priv->hw_params.max_stations = IWL4965_STATION_COUNT;
	priv->hw_params.bcast_sta_id = IWL4965_BROADCAST_ID;
1055

1056
1057
1058
1059
1060
	priv->hw_params.max_data_size = IWL49_RTC_DATA_SIZE;
	priv->hw_params.max_inst_size = IWL49_RTC_INST_SIZE;
	priv->hw_params.max_bsm_size = BSM_SRAM_SIZE;
	priv->hw_params.fat_channel = BIT(IEEE80211_BAND_5GHZ);

1061
1062
	priv->hw_params.tx_chains_num = 2;
	priv->hw_params.rx_chains_num = 2;
1063
1064
	priv->hw_params.valid_tx_ant = ANT_A | ANT_B;
	priv->hw_params.valid_rx_ant = ANT_A | ANT_B;
1065
1066
	priv->hw_params.ct_kill_threshold = CELSIUS_TO_KELVIN(CT_KILL_THRESHOLD);

1067
1068
1069
#ifdef CONFIG_IWL4965_RUN_TIME_CALIB
	priv->hw_params.sens = &iwl4965_sensitivity;
#endif
1070

1071
	return 0;
1072
1073
}

1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
/* set card power command */
static int iwl4965_set_power(struct iwl_priv *priv,
		      void *cmd)
{
	int ret = 0;

	ret = iwl_send_cmd_pdu_async(priv, POWER_TABLE_CMD,
				    sizeof(struct iwl4965_powertable_cmd),
				    cmd, NULL);
	return ret;
}
1085
int iwl4965_hw_reg_set_txpower(struct iwl_priv *priv, s8 power)
1086
{
Christoph Hellwig's avatar
Christoph Hellwig committed
1087
	IWL_ERROR("TODO: Implement iwl4965_hw_reg_set_txpower!\n");
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
	return -EINVAL;
}

static s32 iwl4965_math_div_round(s32 num, s32 denom, s32 *res)
{
	s32 sign = 1;

	if (num < 0) {
		sign = -sign;
		num = -num;
	}
	if (denom < 0) {
		sign = -sign;
		denom = -denom;
	}
	*res = 1;
	*res = ((num * 2 + denom) / (denom * 2)) * sign;

	return 1;
}

1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
/**
 * iwl4965_get_voltage_compensation - Power supply voltage comp for txpower
 *
 * Determines power supply voltage compensation for txpower calculations.
 * Returns number of 1/2-dB steps to subtract from gain table index,
 * to compensate for difference between power supply voltage during
 * factory measurements, vs. current power supply voltage.
 *
 * Voltage indication is higher for lower voltage.
 * Lower voltage requires more gain (lower gain table index).
 */
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
static s32 iwl4965_get_voltage_compensation(s32 eeprom_voltage,
					    s32 current_voltage)
{
	s32 comp = 0;

	if ((TX_POWER_IWL_ILLEGAL_VOLTAGE == eeprom_voltage) ||
	    (TX_POWER_IWL_ILLEGAL_VOLTAGE == current_voltage))
		return 0;

	iwl4965_math_div_round(current_voltage - eeprom_voltage,
			       TX_POWER_IWL_VOLTAGE_CODES_PER_03V, &comp);

	if (current_voltage > eeprom_voltage)
		comp *= 2;
	if ((comp < -2) || (comp > 2))
		comp = 0;

	return comp;
}

1140
static const struct iwl_channel_info *
1141
iwl4965_get_channel_txpower_info(struct iwl_priv *priv,
1142
				 enum ieee80211_band band, u16 channel)
1143
{
1144
	const struct iwl_channel_info *ch_info;
1145

1146
	ch_info = iwl_get_channel_info(priv, band, channel);
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179

	if (!is_channel_valid(ch_info))
		return NULL;

	return ch_info;
}

static s32 iwl4965_get_tx_atten_grp(u16 channel)
{
	if (channel >= CALIB_IWL_TX_ATTEN_GR5_FCH &&
	    channel <= CALIB_IWL_TX_ATTEN_GR5_LCH)
		return CALIB_CH_GROUP_5;

	if (channel >= CALIB_IWL_TX_ATTEN_GR1_FCH &&
	    channel <= CALIB_IWL_TX_ATTEN_GR1_LCH)
		return CALIB_CH_GROUP_1;

	if (channel >= CALIB_IWL_TX_ATTEN_GR2_FCH &&
	    channel <= CALIB_IWL_TX_ATTEN_GR2_LCH)
		return CALIB_CH_GROUP_2;

	if (channel >= CALIB_IWL_TX_ATTEN_GR3_FCH &&
	    channel <= CALIB_IWL_TX_ATTEN_GR3_LCH)
		return CALIB_CH_GROUP_3;

	if (channel >= CALIB_IWL_TX_ATTEN_GR4_FCH &&
	    channel <= CALIB_IWL_TX_ATTEN_GR4_LCH)
		return CALIB_CH_GROUP_4;

	IWL_ERROR("Can't find txatten group for channel %d.\n", channel);
	return -1;
}

1180
static u32 iwl4965_get_sub_band(const struct iwl_priv *priv, u32 channel)
1181
1182
1183
1184
{
	s32 b = -1;

	for (b = 0; b < EEPROM_TX_POWER_BANDS; b++) {
1185
		if (priv->calib_info->band_info[b].ch_from == 0)
1186
1187
			continue;

1188
1189
		if ((channel >= priv->calib_info->band_info[b].ch_from)
		    && (channel <= priv->calib_info->band_info[b].ch_to))
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
			break;
	}

	return b;
}

static s32 iwl4965_interpolate_value(s32 x, s32 x1, s32 y1, s32 x2, s32 y2)
{
	s32 val;

	if (x2 == x1)
		return y1;
	else {
		iwl4965_math_div_round((x2 - x) * (y1 - y2), (x2 - x1), &val);
		return val + y2;
	}
}

1208
1209
1210
1211
1212
1213
1214
1215
/**
 * iwl4965_interpolate_chan - Interpolate factory measurements for one channel
 *
 * Interpolates factory measurements from the two sample channels within a
 * sub-band, to apply to channel of interest.  Interpolation is proportional to
 * differences in channel frequencies, which is proportional to differences
 * in channel number.
 */
1216
static int iwl4965_interpolate_chan(struct iwl_priv *priv, u32 channel,
1217
				    struct iwl_eeprom_calib_ch_info *chan_info)
1218
1219
1220
1221
{
	s32 s = -1;
	u32 c;
	u32 m;
1222
1223
1224
	const struct iwl_eeprom_calib_measure *m1;
	const struct iwl_eeprom_calib_measure *m2;
	struct iwl_eeprom_calib_measure *omeas;
1225
1226
1227
1228
1229
1230
1231
1232
1233
	u32 ch_i1;
	u32 ch_i2;

	s = iwl4965_get_sub_band(priv, channel);
	if (s >= EEPROM_TX_POWER_BANDS) {
		IWL_ERROR("Tx Power can not find channel %d ", channel);
		return -1;
	}

1234
1235
	ch_i1 = priv->calib_info->band_info[s].ch1.ch_num;
	ch_i2 = priv->calib_info->band_info[s].ch2.ch_num;
1236
1237
1238
1239
1240
1241
1242
	chan_info->ch_num = (u8) channel;

	IWL_DEBUG_TXPOWER("channel %d subband %d factory cal ch %d & %d\n",
			  channel, s, ch_i1, ch_i2);

	for (c = 0; c < EEPROM_TX_POWER_TX_CHAINS; c++) {
		for (m = 0; m < EEPROM_TX_POWER_MEASUREMENTS; m++) {
1243
			m1 = &(priv->calib_info->band_info[s].ch1.
1244
			       measurements[c][m]);
1245
			m2 = &(priv->calib_info->band_info[s].ch2.
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
			       measurements[c][m]);
			omeas = &(chan_info->measurements[c][m]);

			omeas->actual_pow =
			    (u8) iwl4965_interpolate_value(channel, ch_i1,
							   m1->actual_pow,
							   ch_i2,
							   m2->actual_pow);
			omeas->gain_idx =
			    (u8) iwl4965_interpolate_value(channel, ch_i1,
							   m1->gain_idx, ch_i2,
							   m2->gain_idx);
			omeas->temperature =
			    (u8) iwl4965_interpolate_value(channel, ch_i1,
							   m1->temperature,
							   ch_i2,
							   m2->temperature);
			omeas->pa_det =
			    (s8) iwl4965_interpolate_value(channel, ch_i1,
							   m1->pa_det, ch_i2,
							   m2->pa_det);

			IWL_DEBUG_TXPOWER
			    ("chain %d meas %d AP1=%d AP2=%d AP=%d\n", c, m,
			     m1->actual_pow, m2->actual_pow, omeas->actual_pow);
			IWL_DEBUG_TXPOWER
			    ("chain %d meas %d NI1=%d NI2=%d NI=%d\n", c, m,
			     m1->gain_idx, m2->gain_idx, omeas->gain_idx);
			IWL_DEBUG_TXPOWER
			    ("chain %d meas %d PA1=%d PA2=%d PA=%d\n", c, m,
			     m1->pa_det, m2->pa_det, omeas->pa_det);
			IWL_DEBUG_TXPOWER
			    ("chain %d meas %d  T1=%d  T2=%d  T=%d\n", c, m,
			     m1->temperature, m2->temperature,
			     omeas->temperature);
		}
	}

	return 0;
}

/* bit-rate-dependent table to prevent Tx distortion, in half-dB units,
 * for OFDM 6, 12, 18, 24, 36, 48, 54, 60 MBit, and CCK all rates. */
static s32 back_off_table[] = {
	10, 10, 10, 10, 10, 15, 17, 20,	/* OFDM SISO 20 MHz */
	10, 10, 10, 10, 10, 15, 17, 20,	/* OFDM MIMO 20 MHz */
	10, 10, 10, 10, 10, 15, 17, 20,	/* OFDM SISO 40 MHz */
	10, 10, 10, 10, 10, 15, 17, 20,	/* OFDM MIMO 40 MHz */
	10			/* CCK */
};

/* Thermal compensation values for txpower for various frequency ranges ...
 *   ratios from 3:1 to 4.5:1 of degrees (Celsius) per half-dB gain adjust */
Christoph Hellwig's avatar
Christoph Hellwig committed
1299
static struct iwl4965_txpower_comp_entry {
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
	s32 degrees_per_05db_a;
	s32 degrees_per_05db_a_denom;
} tx_power_cmp_tble[CALIB_CH_GROUP_MAX] = {
	{9, 2},			/* group 0 5.2, ch  34-43 */
	{4, 1},			/* group 1 5.2, ch  44-70 */
	{4, 1},			/* group 2 5.2, ch  71-124 */
	{4, 1},			/* group 3 5.2, ch 125-200 */
	{3, 1}			/* group 4 2.4, ch   all */
};

static s32 get_min_power_index(s32 rate_power_index, u32 band)
{
	if (!band) {
		if ((rate_power_index & 7) <= 4)
			return MIN_TX_GAIN_INDEX_52GHZ_EXT;
	}
	return MIN_TX_GAIN_INDEX;
}

struct gain_entry {
	u8 dsp;
	u8 radio;
};

static const struct gain_entry gain_table[2][108] = {