hpt366.c 45.6 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
3
4
/*
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
5
 * Portions Copyright (C) 2007		Bartlomiej Zolnierkiewicz
6
 * Portions Copyright (C) 2005-2007	MontaVista Software, Inc.
Linus Torvalds's avatar
Linus Torvalds committed
7
8
9
10
11
12
 *
 * Thanks to HighPoint Technologies for their assistance, and hardware.
 * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
 * donation of an ABit BP6 mainboard, processor, and memory acellerated
 * development and support.
 *
13
 *
14
15
16
17
18
 * HighPoint has its own drivers (open source except for the RAID part)
 * available from http://www.highpoint-tech.com/BIOS%20+%20Driver/.
 * This may be useful to anyone wanting to work on this driver, however  do not
 * trust  them too much since the code tends to become less and less meaningful
 * as the time passes... :-/
19
 *
Linus Torvalds's avatar
Linus Torvalds committed
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
 * Note that final HPT370 support was done by force extraction of GPL.
 *
 * - add function for getting/setting power status of drive
 * - the HPT370's state machine can get confused. reset it before each dma 
 *   xfer to prevent that from happening.
 * - reset state engine whenever we get an error.
 * - check for busmaster state at end of dma. 
 * - use new highpoint timings.
 * - detect bus speed using highpoint register.
 * - use pll if we don't have a clock table. added a 66MHz table that's
 *   just 2x the 33MHz table.
 * - removed turnaround. NOTE: we never want to switch between pll and
 *   pci clocks as the chip can glitch in those cases. the highpoint
 *   approved workaround slows everything down too much to be useful. in
 *   addition, we would have to serialize access to each chip.
 * 	Adrian Sun <a.sun@sun.com>
 *
 * add drive timings for 66MHz PCI bus,
 * fix ATA Cable signal detection, fix incorrect /proc info
 * add /proc display for per-drive PIO/DMA/UDMA mode and
 * per-channel ATA-33/66 Cable detect.
 * 	Duncan Laurie <void@sun.com>
 *
 * fixup /proc output for multiple controllers
 *	Tim Hockin <thockin@sun.com>
 *
 * On hpt366: 
 * Reset the hpt366 on error, reset on dma
 * Fix disabling Fast Interrupt hpt366.
 * 	Mike Waychison <crlf@sun.com>
 *
 * Added support for 372N clocking and clock switching. The 372N needs
 * different clocks on read/write. This requires overloading rw_disk and
 * other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
 * keeping me sane. 
 *		Alan Cox <alan@redhat.com>
 *
57
58
59
60
61
 * - fix the clock turnaround code: it was writing to the wrong ports when
 *   called for the secondary channel, caching the current clock mode per-
 *   channel caused the cached register value to get out of sync with the
 *   actual one, the channels weren't serialized, the turnaround shouldn't
 *   be done on 66 MHz PCI bus
Sergei Shtylyov's avatar
Sergei Shtylyov committed
62
63
64
65
 * - disable UltraATA/100 for HPT370 by default as the 33 MHz clock being used
 *   does not allow for this speed anyway
 * - avoid touching disabled channels (e.g. HPT371/N are single channel chips,
 *   their primary channel is kind of virtual, it isn't tied to any pins)
66
67
68
 * - fix/remove bad/unused timing tables and use one set of tables for the whole
 *   HPT37x chip family; save space by introducing the separate transfer mode
 *   table in which the mode lookup is done
69
 * - use f_CNT value saved by  the HighPoint BIOS as reading it directly gives
70
71
 *   the wrong PCI frequency since DPLL has already been calibrated by BIOS;
 *   read it only from the function 0 of HPT374 chips
72
73
 * - fix the hotswap code:  it caused RESET- to glitch when tristating the bus,
 *   and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
74
75
 * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
 *   they tamper with its fields
Sergei Shtylyov's avatar
Sergei Shtylyov committed
76
77
 * - pass  to the init_setup handlers a copy of the ide_pci_device_t structure
 *   since they may tamper with its fields
78
79
 * - prefix the driver startup messages with the real chip name
 * - claim the extra 240 bytes of I/O space for all chips
80
 * - optimize the UltraDMA filtering and the drive list lookup code
81
 * - use pci_get_slot() to get to the function 1 of HPT36x/374
Sergei Shtylyov's avatar
Sergei Shtylyov committed
82
83
84
85
 * - cache offset of the channel's misc. control registers (MCRs) being used
 *   throughout the driver
 * - only touch the relevant MCR when detecting the cable type on HPT374's
 *   function 1
86
 * - rename all the register related variables consistently
Sergei Shtylyov's avatar
Sergei Shtylyov committed
87
88
 * - move all the interrupt twiddling code from the speedproc handlers into
 *   init_hwif_hpt366(), also grouping all the DMA related code together there
89
 * - merge HPT36x/HPT37x speedproc handlers, fix PIO timing register mask and
Sergei Shtylyov's avatar
Sergei Shtylyov committed
90
91
92
93
 *   separate the UltraDMA and MWDMA masks there to avoid changing PIO timings
 *   when setting an UltraDMA mode
 * - fix hpt3xx_tune_drive() to set the PIO mode requested, not always select
 *   the best possible one
94
 * - clean up DMA timeout handling for HPT370
Sergei Shtylyov's avatar
Sergei Shtylyov committed
95
96
97
98
99
100
101
 * - switch to using the enumeration type to differ between the numerous chip
 *   variants, matching PCI device/revision ID with the chip type early, at the
 *   init_setup stage
 * - extend the hpt_info structure to hold the DPLL and PCI clock frequencies,
 *   stop duplicating it for each channel by storing the pointer in the pci_dev
 *   structure: first, at the init_setup stage, point it to a static "template"
 *   with only the chip type and its specific base DPLL frequency, the highest
102
103
104
 *   UltraDMA mode, and the chip settings table pointer filled,  then, at the
 *   init_chipset stage, allocate per-chip instance  and fill it with the rest
 *   of the necessary information
Sergei Shtylyov's avatar
Sergei Shtylyov committed
105
106
107
108
 * - get rid of the constant thresholds in the HPT37x PCI clock detection code,
 *   switch  to calculating  PCI clock frequency based on the chip's base DPLL
 *   frequency
 * - switch to using the  DPLL clock and enable UltraATA/133 mode by default on
109
110
 *   anything  newer than HPT370/A (except HPT374 that is not capable of this
 *   mode according to the manual)
111
112
 * - fold PCI clock detection and DPLL setup code into init_chipset_hpt366(),
 *   also fixing the interchanged 25/40 MHz PCI clock cases for HPT36x chips;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
113
114
 *   unify HPT36x/37x timing setup code and the speedproc handlers by joining
 *   the register setting lists into the table indexed by the clock selected
115
 * - set the correct hwif->ultra_mask for each individual chip
116
 * - add Ultra and MW DMA mode filtering for the HPT37[24] based SATA cards
Sergei Shtylyov's avatar
Sergei Shtylyov committed
117
 *	Sergei Shtylyov, <sshtylyov@ru.mvista.com> or <source@mvista.com>
Linus Torvalds's avatar
Linus Torvalds committed
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/blkdev.h>
#include <linux/hdreg.h>
#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ide.h>

#include <asm/uaccess.h>
#include <asm/io.h>

/* various tuning parameters */
#define HPT_RESET_STATE_ENGINE
136
137
#undef	HPT_DELAY_INTERRUPT
#define HPT_SERIALIZE_IO	0
Linus Torvalds's avatar
Linus Torvalds committed
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181

static const char *quirk_drives[] = {
	"QUANTUM FIREBALLlct08 08",
	"QUANTUM FIREBALLP KA6.4",
	"QUANTUM FIREBALLP LM20.4",
	"QUANTUM FIREBALLP LM20.5",
	NULL
};

static const char *bad_ata100_5[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_4[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
182
	"MAXTOR STM3320620A",
Linus Torvalds's avatar
Linus Torvalds committed
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
	NULL
};

static const char *bad_ata66_3[] = {
	"WDC AC310200R",
	NULL
};

static const char *bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
	NULL
};

202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
static u8 xfer_speeds[] = {
	XFER_UDMA_6,
	XFER_UDMA_5,
	XFER_UDMA_4,
	XFER_UDMA_3,
	XFER_UDMA_2,
	XFER_UDMA_1,
	XFER_UDMA_0,

	XFER_MW_DMA_2,
	XFER_MW_DMA_1,
	XFER_MW_DMA_0,

	XFER_PIO_4,
	XFER_PIO_3,
	XFER_PIO_2,
	XFER_PIO_1,
	XFER_PIO_0
Linus Torvalds's avatar
Linus Torvalds committed
220
221
};

222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
/* Key for bus clock timings
 * 36x   37x
 * bits  bits
 * 0:3	 0:3	data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 4:7	 4:8	data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 8:11  9:12	cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
 *		register access.
 * 12:15 13:17	cmd_low_time. Active time of DIOW_/DIOR_ during task file
 *		register access.
 * 16:18 18:20	udma_cycle_time. Clock cycles for UDMA xfer.
 * -	 21	CLK frequency: 0=ATA clock, 1=dual ATA clock.
 * 19:21 22:24	pre_high_time. Time to initialize the 1st cycle for PIO and
 *		MW DMA xfer.
 * 22:24 25:27	cmd_pre_high_time. Time to initialize the 1st PIO cycle for
 *		task file register access.
 * 28	 28	UDMA enable.
 * 29	 29	DMA  enable.
 * 30	 30	PIO MST enable. If set, the chip is in bus master mode during
 *		PIO xfer.
 * 31	 31	FIFO enable.
Linus Torvalds's avatar
Linus Torvalds committed
244
245
 */

246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
static u32 forty_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x900fd943,
	/* XFER_UDMA_5 */	0x900fd943,
	/* XFER_UDMA_4 */	0x900fd943,
	/* XFER_UDMA_3 */	0x900ad943,
	/* XFER_UDMA_2 */	0x900bd943,
	/* XFER_UDMA_1 */	0x9008d943,
	/* XFER_UDMA_0 */	0x9008d943,

	/* XFER_MW_DMA_2 */	0xa008d943,
	/* XFER_MW_DMA_1 */	0xa010d955,
	/* XFER_MW_DMA_0 */	0xa010d9fc,

	/* XFER_PIO_4 */	0xc008d963,
	/* XFER_PIO_3 */	0xc010d974,
	/* XFER_PIO_2 */	0xc010d997,
	/* XFER_PIO_1 */	0xc010d9c7,
	/* XFER_PIO_0 */	0xc018d9d9
Linus Torvalds's avatar
Linus Torvalds committed
264
265
};

266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
static u32 thirty_three_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c9a731,
	/* XFER_UDMA_5 */	0x90c9a731,
	/* XFER_UDMA_4 */	0x90c9a731,
	/* XFER_UDMA_3 */	0x90cfa731,
	/* XFER_UDMA_2 */	0x90caa731,
	/* XFER_UDMA_1 */	0x90cba731,
	/* XFER_UDMA_0 */	0x90c8a731,

	/* XFER_MW_DMA_2 */	0xa0c8a731,
	/* XFER_MW_DMA_1 */	0xa0c8a732,	/* 0xa0c8a733 */
	/* XFER_MW_DMA_0 */	0xa0c8a797,

	/* XFER_PIO_4 */	0xc0c8a731,
	/* XFER_PIO_3 */	0xc0c8a742,
	/* XFER_PIO_2 */	0xc0d0a753,
	/* XFER_PIO_1 */	0xc0d0a7a3,	/* 0xc0d0a793 */
	/* XFER_PIO_0 */	0xc0d0a7aa	/* 0xc0d0a7a7 */
Linus Torvalds's avatar
Linus Torvalds committed
284
285
};

286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
static u32 twenty_five_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c98521,
	/* XFER_UDMA_5 */	0x90c98521,
	/* XFER_UDMA_4 */	0x90c98521,
	/* XFER_UDMA_3 */	0x90cf8521,
	/* XFER_UDMA_2 */	0x90cf8521,
	/* XFER_UDMA_1 */	0x90cb8521,
	/* XFER_UDMA_0 */	0x90cb8521,

	/* XFER_MW_DMA_2 */	0xa0ca8521,
	/* XFER_MW_DMA_1 */	0xa0ca8532,
	/* XFER_MW_DMA_0 */	0xa0ca8575,

	/* XFER_PIO_4 */	0xc0ca8521,
	/* XFER_PIO_3 */	0xc0ca8532,
	/* XFER_PIO_2 */	0xc0ca8542,
	/* XFER_PIO_1 */	0xc0d08572,
	/* XFER_PIO_0 */	0xc0d08585
Linus Torvalds's avatar
Linus Torvalds committed
304
305
};

306
307
#if 0
/* These are the timing tables from the HighPoint open source drivers... */
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12446231,	/* 0x12646231 ?? */
	/* XFER_UDMA_5 */	0x12446231,
	/* XFER_UDMA_4 */	0x12446231,
	/* XFER_UDMA_3 */	0x126c6231,
	/* XFER_UDMA_2 */	0x12486231,
	/* XFER_UDMA_1 */	0x124c6233,
	/* XFER_UDMA_0 */	0x12506297,

	/* XFER_MW_DMA_2 */	0x22406c31,
	/* XFER_MW_DMA_1 */	0x22406c33,
	/* XFER_MW_DMA_0 */	0x22406c97,

	/* XFER_PIO_4 */	0x06414e31,
	/* XFER_PIO_3 */	0x06414e42,
	/* XFER_PIO_2 */	0x06414e53,
	/* XFER_PIO_1 */	0x06814e93,
	/* XFER_PIO_0 */	0x06814ea7
Linus Torvalds's avatar
Linus Torvalds committed
326
327
};

328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12848242,
	/* XFER_UDMA_5 */	0x12848242,
	/* XFER_UDMA_4 */	0x12ac8242,
	/* XFER_UDMA_3 */	0x128c8242,
	/* XFER_UDMA_2 */	0x120c8242,
	/* XFER_UDMA_1 */	0x12148254,
	/* XFER_UDMA_0 */	0x121882ea,

	/* XFER_MW_DMA_2 */	0x22808242,
	/* XFER_MW_DMA_1 */	0x22808254,
	/* XFER_MW_DMA_0 */	0x228082ea,

	/* XFER_PIO_4 */	0x0a81f442,
	/* XFER_PIO_3 */	0x0a81f443,
	/* XFER_PIO_2 */	0x0a81f454,
	/* XFER_PIO_1 */	0x0ac1f465,
	/* XFER_PIO_0 */	0x0ac1f48a
Linus Torvalds's avatar
Linus Torvalds committed
346
347
};

348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c869c62,
	/* XFER_UDMA_5 */	0x1cae9c62,	/* 0x1c8a9c62 */
	/* XFER_UDMA_4 */	0x1c8a9c62,
	/* XFER_UDMA_3 */	0x1c8e9c62,
	/* XFER_UDMA_2 */	0x1c929c62,
	/* XFER_UDMA_1 */	0x1c9a9c62,
	/* XFER_UDMA_0 */	0x1c829c62,

	/* XFER_MW_DMA_2 */	0x2c829c62,
	/* XFER_MW_DMA_1 */	0x2c829c66,
	/* XFER_MW_DMA_0 */	0x2c829d2e,

	/* XFER_PIO_4 */	0x0c829c62,
	/* XFER_PIO_3 */	0x0c829c84,
	/* XFER_PIO_2 */	0x0c829ca6,
	/* XFER_PIO_1 */	0x0d029d26,
	/* XFER_PIO_0 */	0x0d029d5e
Linus Torvalds's avatar
Linus Torvalds committed
366
};
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
#else
/*
 * The following are the new timing tables with PIO mode data/taskfile transfer
 * overclocking fixed...
 */

/* This table is taken from the HPT370 data manual rev. 1.02 */
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x16455031,	/* 0x16655031 ?? */
	/* XFER_UDMA_5 */	0x16455031,
	/* XFER_UDMA_4 */	0x16455031,
	/* XFER_UDMA_3 */	0x166d5031,
	/* XFER_UDMA_2 */	0x16495031,
	/* XFER_UDMA_1 */	0x164d5033,
	/* XFER_UDMA_0 */	0x16515097,

	/* XFER_MW_DMA_2 */	0x26515031,
	/* XFER_MW_DMA_1 */	0x26515033,
	/* XFER_MW_DMA_0 */	0x26515097,

	/* XFER_PIO_4 */	0x06515021,
	/* XFER_PIO_3 */	0x06515022,
	/* XFER_PIO_2 */	0x06515033,
	/* XFER_PIO_1 */	0x06915065,
	/* XFER_PIO_0 */	0x06d1508a
};

static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1a861842,
	/* XFER_UDMA_5 */	0x1a861842,
	/* XFER_UDMA_4 */	0x1aae1842,
	/* XFER_UDMA_3 */	0x1a8e1842,
	/* XFER_UDMA_2 */	0x1a0e1842,
	/* XFER_UDMA_1 */	0x1a161854,
	/* XFER_UDMA_0 */	0x1a1a18ea,

	/* XFER_MW_DMA_2 */	0x2a821842,
	/* XFER_MW_DMA_1 */	0x2a821854,
	/* XFER_MW_DMA_0 */	0x2a8218ea,

	/* XFER_PIO_4 */	0x0a821842,
	/* XFER_PIO_3 */	0x0a821843,
	/* XFER_PIO_2 */	0x0a821855,
	/* XFER_PIO_1 */	0x0ac218a8,
	/* XFER_PIO_0 */	0x0b02190c
};

static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c86fe62,
	/* XFER_UDMA_5 */	0x1caefe62,	/* 0x1c8afe62 */
	/* XFER_UDMA_4 */	0x1c8afe62,
	/* XFER_UDMA_3 */	0x1c8efe62,
	/* XFER_UDMA_2 */	0x1c92fe62,
	/* XFER_UDMA_1 */	0x1c9afe62,
	/* XFER_UDMA_0 */	0x1c82fe62,

	/* XFER_MW_DMA_2 */	0x2c82fe62,
	/* XFER_MW_DMA_1 */	0x2c82fe66,
	/* XFER_MW_DMA_0 */	0x2c82ff2e,

	/* XFER_PIO_4 */	0x0c82fe62,
	/* XFER_PIO_3 */	0x0c82fe84,
	/* XFER_PIO_2 */	0x0c82fea6,
	/* XFER_PIO_1 */	0x0d02ff26,
	/* XFER_PIO_0 */	0x0d42ff7f
};
#endif
Linus Torvalds's avatar
Linus Torvalds committed
434
435

#define HPT366_DEBUG_DRIVE_INFO		0
Sergei Shtylyov's avatar
Sergei Shtylyov committed
436
437
438
#define HPT371_ALLOW_ATA133_6		1
#define HPT302_ALLOW_ATA133_6		1
#define HPT372_ALLOW_ATA133_6		1
439
#define HPT370_ALLOW_ATA100_5		0
Linus Torvalds's avatar
Linus Torvalds committed
440
441
442
443
#define HPT366_ALLOW_ATA66_4		1
#define HPT366_ALLOW_ATA66_3		1
#define HPT366_MAX_DEVS			8

Sergei Shtylyov's avatar
Sergei Shtylyov committed
444
445
446
447
448
449
450
451
452
/* Supported ATA clock frequencies */
enum ata_clock {
	ATA_CLOCK_25MHZ,
	ATA_CLOCK_33MHZ,
	ATA_CLOCK_40MHZ,
	ATA_CLOCK_50MHZ,
	ATA_CLOCK_66MHZ,
	NUM_ATA_CLOCKS
};
Linus Torvalds's avatar
Linus Torvalds committed
453

454
455
456
457
458
459
460
struct hpt_timings {
	u32 pio_mask;
	u32 dma_mask;
	u32 ultra_mask;
	u32 *clock_table[NUM_ATA_CLOCKS];
};

461
/*
Sergei Shtylyov's avatar
Sergei Shtylyov committed
462
 *	Hold all the HighPoint chip information in one place.
463
 */
Linus Torvalds's avatar
Linus Torvalds committed
464

Sergei Shtylyov's avatar
Sergei Shtylyov committed
465
struct hpt_info {
466
	char *chip_name;	/* Chip name */
Sergei Shtylyov's avatar
Sergei Shtylyov committed
467
	u8 chip_type;		/* Chip type */
468
	u8 udma_mask;		/* Allowed UltraDMA modes mask. */
Sergei Shtylyov's avatar
Sergei Shtylyov committed
469
470
	u8 dpll_clk;		/* DPLL clock in MHz */
	u8 pci_clk;		/* PCI  clock in MHz */
471
472
	struct hpt_timings *timings; /* Chipset timing data */
	u8 clock;		/* ATA clock selected */
473
474
};

Sergei Shtylyov's avatar
Sergei Shtylyov committed
475
476
477
478
479
480
481
482
483
484
485
486
487
488
/* Supported HighPoint chips */
enum {
	HPT36x,
	HPT370,
	HPT370A,
	HPT374,
	HPT372,
	HPT372A,
	HPT302,
	HPT371,
	HPT372N,
	HPT302N,
	HPT371N
};
489

490
491
492
493
494
495
496
497
498
499
500
static struct hpt_timings hpt36x_timings = {
	.pio_mask	= 0xc1f8ffff,
	.dma_mask	= 0x303800ff,
	.ultra_mask	= 0x30070000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = twenty_five_base_hpt36x,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt36x,
		[ATA_CLOCK_40MHZ] = forty_base_hpt36x,
		[ATA_CLOCK_50MHZ] = NULL,
		[ATA_CLOCK_66MHZ] = NULL
	}
Sergei Shtylyov's avatar
Sergei Shtylyov committed
501
};
502

503
504
505
506
507
508
509
510
511
512
513
static struct hpt_timings hpt37x_timings = {
	.pio_mask	= 0xcfc3ffff,
	.dma_mask	= 0x31c001ff,
	.ultra_mask	= 0x303c0000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = NULL,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt37x,
		[ATA_CLOCK_40MHZ] = NULL,
		[ATA_CLOCK_50MHZ] = fifty_base_hpt37x,
		[ATA_CLOCK_66MHZ] = sixty_six_base_hpt37x
	}
Sergei Shtylyov's avatar
Sergei Shtylyov committed
514
};
Linus Torvalds's avatar
Linus Torvalds committed
515

516
static const struct hpt_info hpt36x __devinitdata = {
517
	.chip_name	= "HPT36x",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
518
	.chip_type	= HPT36x,
519
	.udma_mask	= HPT366_ALLOW_ATA66_3 ? (HPT366_ALLOW_ATA66_4 ? ATA_UDMA4 : ATA_UDMA3) : ATA_UDMA2,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
520
	.dpll_clk	= 0,	/* no DPLL */
521
	.timings	= &hpt36x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
522
523
};

524
static const struct hpt_info hpt370 __devinitdata = {
525
	.chip_name	= "HPT370",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
526
	.chip_type	= HPT370,
527
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
528
	.dpll_clk	= 48,
529
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
530
531
};

532
static const struct hpt_info hpt370a __devinitdata = {
533
	.chip_name	= "HPT370A",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
534
	.chip_type	= HPT370A,
535
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
536
	.dpll_clk	= 48,
537
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
538
539
};

540
static const struct hpt_info hpt374 __devinitdata = {
541
	.chip_name	= "HPT374",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
542
	.chip_type	= HPT374,
543
	.udma_mask	= ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
544
	.dpll_clk	= 48,
545
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
546
547
};

548
static const struct hpt_info hpt372 __devinitdata = {
549
	.chip_name	= "HPT372",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
550
	.chip_type	= HPT372,
551
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
552
	.dpll_clk	= 55,
553
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
554
555
};

556
static const struct hpt_info hpt372a __devinitdata = {
557
	.chip_name	= "HPT372A",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
558
	.chip_type	= HPT372A,
559
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
560
	.dpll_clk	= 66,
561
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
562
563
};

564
static const struct hpt_info hpt302 __devinitdata = {
565
	.chip_name	= "HPT302",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
566
	.chip_type	= HPT302,
567
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
568
	.dpll_clk	= 66,
569
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
570
571
};

572
static const struct hpt_info hpt371 __devinitdata = {
573
	.chip_name	= "HPT371",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
574
	.chip_type	= HPT371,
575
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
576
	.dpll_clk	= 66,
577
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
578
579
};

580
static const struct hpt_info hpt372n __devinitdata = {
581
	.chip_name	= "HPT372N",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
582
	.chip_type	= HPT372N,
583
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
584
	.dpll_clk	= 77,
585
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
586
587
};

588
static const struct hpt_info hpt302n __devinitdata = {
589
	.chip_name	= "HPT302N",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
590
	.chip_type	= HPT302N,
591
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
592
	.dpll_clk	= 77,
593
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
594
595
};

596
static const struct hpt_info hpt371n __devinitdata = {
597
	.chip_name	= "HPT371N",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
598
	.chip_type	= HPT371N,
599
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
600
	.dpll_clk	= 77,
601
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
602
};
Linus Torvalds's avatar
Linus Torvalds committed
603

604
605
606
607
608
609
610
611
612
static int check_in_drive_list(ide_drive_t *drive, const char **list)
{
	struct hd_driveid *id = drive->id;

	while (*list)
		if (!strcmp(*list++,id->model))
			return 1;
	return 0;
}
Linus Torvalds's avatar
Linus Torvalds committed
613
614

/*
615
616
 * The Marvell bridge chips used on the HighPoint SATA cards do not seem
 * to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...
Linus Torvalds's avatar
Linus Torvalds committed
617
 */
618
619

static u8 hpt3xx_udma_filter(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
620
{
621
	ide_hwif_t *hwif	= HWIF(drive);
622
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
623
624
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (hwif->dev == host->dev[1]);
625
	u8 mask 		= hwif->ultra_mask;
Linus Torvalds's avatar
Linus Torvalds committed
626

627
628
629
630
	switch (info->chip_type) {
	case HPT36x:
		if (!HPT366_ALLOW_ATA66_4 ||
		    check_in_drive_list(drive, bad_ata66_4))
631
			mask = ATA_UDMA3;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
632

633
634
		if (!HPT366_ALLOW_ATA66_3 ||
		    check_in_drive_list(drive, bad_ata66_3))
635
			mask = ATA_UDMA2;
636
		break;
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
	case HPT370:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			mask = ATA_UDMA4;
		break;
	case HPT370A:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			return ATA_UDMA4;
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
		if (ide_dev_is_sata(drive->id))
			mask &= ~0x0e;
		/* Fall thru */
653
	default:
654
		return mask;
Linus Torvalds's avatar
Linus Torvalds committed
655
	}
656
657

	return check_in_drive_list(drive, bad_ata33) ? 0x00 : mask;
Linus Torvalds's avatar
Linus Torvalds committed
658
659
}

660
661
662
static u8 hpt3xx_mdma_filter(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
663
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
664
665
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (hwif->dev == host->dev[1]);
666
667
668
669
670
671
672
673
674
675
676
677
678
679

	switch (info->chip_type) {
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
		if (ide_dev_is_sata(drive->id))
			return 0x00;
		/* Fall thru */
	default:
		return 0x07;
	}
}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
680
static u32 get_speed_setting(u8 speed, struct hpt_info *info)
Linus Torvalds's avatar
Linus Torvalds committed
681
{
682
683
684
685
686
687
688
689
690
691
692
	int i;

	/*
	 * Lookup the transfer mode table to get the index into
	 * the timing table.
	 *
	 * NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
	 */
	for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
		if (xfer_speeds[i] == speed)
			break;
693
694

	return info->timings->clock_table[info->clock][i];
Linus Torvalds's avatar
Linus Torvalds committed
695
696
}

697
static void hpt3xx_set_mode(ide_drive_t *drive, const u8 speed)
Linus Torvalds's avatar
Linus Torvalds committed
698
{
699
700
701
702
	ide_hwif_t *hwif	= drive->hwif;
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (hwif->dev == host->dev[1]);
703
704
	struct hpt_timings *t	= info->timings;
	u8  itr_addr		= 0x40 + (drive->dn * 4);
705
	u32 old_itr		= 0;
706
	u32 new_itr		= get_speed_setting(speed, info);
707
708
709
	u32 itr_mask		= speed < XFER_MW_DMA_0 ? t->pio_mask :
				 (speed < XFER_UDMA_0   ? t->dma_mask :
							  t->ultra_mask);
710

711
712
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (old_itr & ~itr_mask) | (new_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
713
	/*
714
715
	 * Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
	 * to avoid problems handling I/O errors later
Linus Torvalds's avatar
Linus Torvalds committed
716
	 */
717
	new_itr &= ~0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
718

719
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
720
721
}

722
static void hpt3xx_set_pio_mode(ide_drive_t *drive, const u8 pio)
Linus Torvalds's avatar
Linus Torvalds committed
723
{
724
	hpt3xx_set_mode(drive, XFER_PIO_0 + pio);
Linus Torvalds's avatar
Linus Torvalds committed
725
726
}

727
static void hpt3xx_quirkproc(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
728
{
729
730
731
732
	struct hd_driveid *id	= drive->id;
	const  char **list	= quirk_drives;

	while (*list)
733
734
735
736
737
738
		if (strstr(id->model, *list++)) {
			drive->quirk_list = 1;
			return;
		}

	drive->quirk_list = 0;
Linus Torvalds's avatar
Linus Torvalds committed
739
740
}

741
static void hpt3xx_maskproc(ide_drive_t *drive, int mask)
Linus Torvalds's avatar
Linus Torvalds committed
742
{
743
	ide_hwif_t *hwif	= HWIF(drive);
744
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
745
746
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (hwif->dev == host->dev[1]);
Linus Torvalds's avatar
Linus Torvalds committed
747
748

	if (drive->quirk_list) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
749
		if (info->chip_type >= HPT370) {
750
751
752
753
754
755
756
757
758
759
			u8 scr1 = 0;

			pci_read_config_byte(dev, 0x5a, &scr1);
			if (((scr1 & 0x10) >> 4) != mask) {
				if (mask)
					scr1 |=  0x10;
				else
					scr1 &= ~0x10;
				pci_write_config_byte(dev, 0x5a, scr1);
			}
Linus Torvalds's avatar
Linus Torvalds committed
760
		} else {
761
			if (mask)
762
				disable_irq(hwif->irq);
763
764
			else
				enable_irq (hwif->irq);
Linus Torvalds's avatar
Linus Torvalds committed
765
		}
766
	} else
767
		outb(ATA_DEVCTL_OBS | (mask ? 2 : 0), hwif->io_ports.ctl_addr);
Linus Torvalds's avatar
Linus Torvalds committed
768
769
770
}

/*
771
 * This is specific to the HPT366 UDMA chipset
Linus Torvalds's avatar
Linus Torvalds committed
772
773
 * by HighPoint|Triones Technologies, Inc.
 */
774
static void hpt366_dma_lost_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
775
{
776
	struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
777
778
779
780
781
782
	u8 mcr1 = 0, mcr3 = 0, scr1 = 0;

	pci_read_config_byte(dev, 0x50, &mcr1);
	pci_read_config_byte(dev, 0x52, &mcr3);
	pci_read_config_byte(dev, 0x5a, &scr1);
	printk("%s: (%s)  mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
783
		drive->name, __func__, mcr1, mcr3, scr1);
784
785
	if (scr1 & 0x10)
		pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
786
	ide_dma_lost_irq(drive);
Linus Torvalds's avatar
Linus Torvalds committed
787
788
}

789
static void hpt370_clear_engine(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
790
{
791
	ide_hwif_t *hwif = HWIF(drive);
792
	struct pci_dev *dev = to_pci_dev(hwif->dev);
793

794
	pci_write_config_byte(dev, hwif->select_data, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
795
796
797
	udelay(10);
}

798
799
800
static void hpt370_irq_timeout(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
801
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
802
803
804
	u16 bfifo		= 0;
	u8  dma_cmd;

805
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
806
807
808
	printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo & 0x1ff);

	/* get DMA command mode */
809
	dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
810
	/* stop DMA */
811
	outb(dma_cmd & ~0x1, hwif->dma_base + ATA_DMA_CMD);
812
813
814
	hpt370_clear_engine(drive);
}

815
static void hpt370_dma_start(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
816
817
818
819
820
821
822
{
#ifdef HPT_RESET_STATE_ENGINE
	hpt370_clear_engine(drive);
#endif
	ide_dma_start(drive);
}

823
static int hpt370_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
824
825
{
	ide_hwif_t *hwif	= HWIF(drive);
826
	u8  dma_stat		= inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
827
828
829
830

	if (dma_stat & 0x01) {
		/* wait a little */
		udelay(20);
831
		dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
832
833
		if (dma_stat & 0x01)
			hpt370_irq_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
834
835
836
837
	}
	return __ide_dma_end(drive);
}

838
static void hpt370_dma_timeout(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
839
{
840
	hpt370_irq_timeout(drive);
841
	ide_dma_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
842
843
844
}

/* returns 1 if DMA IRQ issued, 0 otherwise */
845
static int hpt374_dma_test_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
846
847
{
	ide_hwif_t *hwif	= HWIF(drive);
848
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
849
	u16 bfifo		= 0;
850
	u8  dma_stat;
Linus Torvalds's avatar
Linus Torvalds committed
851

852
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
853
854
855
856
857
	if (bfifo & 0x1FF) {
//		printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
		return 0;
	}

858
	dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
859
	/* return 1 if INTR asserted */
860
	if (dma_stat & 4)
Linus Torvalds's avatar
Linus Torvalds committed
861
862
863
864
		return 1;

	if (!drive->waiting_for_dma)
		printk(KERN_WARNING "%s: (%s) called while not waiting\n",
865
				drive->name, __func__);
Linus Torvalds's avatar
Linus Torvalds committed
866
867
868
	return 0;
}

869
static int hpt374_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
870
871
{
	ide_hwif_t *hwif	= HWIF(drive);
872
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
873
874
875
876
877
878
879
	u8 mcr	= 0, mcr_addr	= hwif->select_data;
	u8 bwsr = 0, mask	= hwif->channel ? 0x02 : 0x01;

	pci_read_config_byte(dev, 0x6a, &bwsr);
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (bwsr & mask)
		pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
Linus Torvalds's avatar
Linus Torvalds committed
880
881
882
883
	return __ide_dma_end(drive);
}

/**
884
885
886
 *	hpt3xxn_set_clock	-	perform clock switching dance
 *	@hwif: hwif to switch
 *	@mode: clocking mode (0x21 for write, 0x23 otherwise)
Linus Torvalds's avatar
Linus Torvalds committed
887
 *
888
 *	Switch the DPLL clock on the HPT3xxN devices. This is a	right mess.
Linus Torvalds's avatar
Linus Torvalds committed
889
 */
890
891

static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
Linus Torvalds's avatar
Linus Torvalds committed
892
{
893
894
	unsigned long base = hwif->extra_base;
	u8 scr2 = inb(base + 0x6b);
895
896
897
898

	if ((scr2 & 0x7f) == mode)
		return;

Linus Torvalds's avatar
Linus Torvalds committed
899
	/* Tristate the bus */
900
901
	outb(0x80, base + 0x63);
	outb(0x80, base + 0x67);
902

Linus Torvalds's avatar
Linus Torvalds committed
903
	/* Switch clock and reset channels */
904
905
	outb(mode, base + 0x6b);
	outb(0xc0, base + 0x69);
906

Sergei Shtylyov's avatar
Sergei Shtylyov committed
907
908
909
910
	/*
	 * Reset the state machines.
	 * NOTE: avoid accidentally enabling the disabled channels.
	 */
911
912
	outb(inb(base + 0x60) | 0x32, base + 0x60);
	outb(inb(base + 0x64) | 0x32, base + 0x64);
913

Linus Torvalds's avatar
Linus Torvalds committed
914
	/* Complete reset */
915
	outb(0x00, base + 0x69);
916

Linus Torvalds's avatar
Linus Torvalds committed
917
	/* Reconnect channels to bus */
918
919
	outb(0x00, base + 0x63);
	outb(0x00, base + 0x67);
Linus Torvalds's avatar
Linus Torvalds committed
920
921
922
}

/**
923
 *	hpt3xxn_rw_disk		-	prepare for I/O
Linus Torvalds's avatar
Linus Torvalds committed
924
925
926
 *	@drive: drive for command
 *	@rq: block request structure
 *
927
 *	This is called when a disk I/O is issued to HPT3xxN.
Linus Torvalds's avatar
Linus Torvalds committed
928
929
930
 *	We need it because of the clock switching.
 */

931
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
Linus Torvalds's avatar
Linus Torvalds committed
932
{
Sergei Shtylyov's avatar
Sergei Shtylyov committed
933
	hpt3xxn_set_clock(HWIF(drive), rq_data_dir(rq) ? 0x23 : 0x21);
Linus Torvalds's avatar
Linus Torvalds committed
934
935
}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
936
937
938
939
940
941
942
943
/**
 *	hpt37x_calibrate_dpll	-	calibrate the DPLL
 *	@dev: PCI device
 *
 *	Perform a calibration cycle on the DPLL.
 *	Returns 1 if this succeeds
 */
static int __devinit hpt37x_calibrate_dpll(struct pci_dev *dev, u16 f_low, u16 f_high)
Linus Torvalds's avatar
Linus Torvalds committed
944
{
Sergei Shtylyov's avatar
Sergei Shtylyov committed
945
946
947
	u32 dpll = (f_high << 16) | f_low | 0x100;
	u8  scr2;
	int i;
948

Sergei Shtylyov's avatar
Sergei Shtylyov committed
949
	pci_write_config_dword(dev, 0x5c, dpll);
950

Sergei Shtylyov's avatar
Sergei Shtylyov committed
951
952
953
954
955
	/* Wait for oscillator ready */
	for(i = 0; i < 0x5000; ++i) {
		udelay(50);
		pci_read_config_byte(dev, 0x5b, &scr2);
		if (scr2 & 0x80)
956
957
			break;
	}
Sergei Shtylyov's avatar
Sergei Shtylyov committed
958
959
960
961
962
963
964
965
966
967
968
	/* See if it stays ready (we'll just bail out if it's not yet) */
	for(i = 0; i < 0x1000; ++i) {
		pci_read_config_byte(dev, 0x5b, &scr2);
		/* DPLL destabilized? */
		if(!(scr2 & 0x80))
			return 0;
	}
	/* Turn off tuning, we have the DPLL set */
	pci_read_config_dword (dev, 0x5c, &dpll);
	pci_write_config_dword(dev, 0x5c, (dpll & ~0x100));
	return 1;
969
970
}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
971
static unsigned int __devinit init_chipset_hpt366(struct pci_dev *dev, const char *name)
972
{
Sergei Shtylyov's avatar
Sergei Shtylyov committed
973
	unsigned long io_base	= pci_resource_start(dev, 4);
974
975
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (&dev->dev == host->dev[1]);
Sergei Shtylyov's avatar
Sergei Shtylyov committed
976
	u8 pci_clk,  dpll_clk	= 0;	/* PCI and DPLL clock in MHz */
977
	u8 chip_type;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
978
979
	enum ata_clock	clock;

980
	chip_type = info->chip_type;
Linus Torvalds's avatar
Linus Torvalds committed
981

Sergei Shtylyov's avatar
Sergei Shtylyov committed
982
983
984
985
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
986

Linus Torvalds's avatar
Linus Torvalds committed
987
	/*
Sergei Shtylyov's avatar
Sergei Shtylyov committed
988
	 * First, try to estimate the PCI clock frequency...
Linus Torvalds's avatar
Linus Torvalds committed
989
	 */
990
	if (chip_type >= HPT370) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
		u8  scr1  = 0;
		u16 f_cnt = 0;
		u32 temp  = 0;

		/* Interrupt force enable. */
		pci_read_config_byte(dev, 0x5a, &scr1);
		if (scr1 & 0x10)
			pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);

		/*
		 * HighPoint does this for HPT372A.
		 * NOTE: This register is only writeable via I/O space.
		 */
1004
		if (chip_type == HPT372A)
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1005
1006
1007
1008
1009
1010
1011
			outb(0x0e, io_base + 0x9c);

		/*
		 * Default to PCI clock. Make sure MA15/16 are set to output
		 * to prevent drives having problems with 40-pin cables.
		 */
		pci_write_config_byte(dev, 0x5b, 0x23);
1012

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
		/*
		 * We'll have to read f_CNT value in order to determine
		 * the PCI clock frequency according to the following ratio:
		 *
		 * f_CNT = Fpci * 192 / Fdpll
		 *
		 * First try reading the register in which the HighPoint BIOS
		 * saves f_CNT value before  reprogramming the DPLL from its
		 * default setting (which differs for the various chips).
		 *
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
		 * NOTE: This register is only accessible via I/O space;
		 * HPT374 BIOS only saves it for the function 0, so we have to
		 * always read it from there -- no need to check the result of
		 * pci_get_slot() for the function 0 as the whole device has
		 * been already "pinned" (via function 1) in init_setup_hpt374()
		 */
		if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
			struct pci_dev	*dev1 = pci_get_slot(dev->bus,
							     dev->devfn - 1);
			unsigned long io_base = pci_resource_start(dev1, 4);

			temp =	inl(io_base + 0x90);
			pci_dev_put(dev1);
		} else
			temp =	inl(io_base + 0x90);

		/*
		 * In case the signature check fails, we'll have to
		 * resort to reading the f_CNT register itself in hopes
		 * that nobody has touched the DPLL yet...
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1043
1044
1045
1046
		 */
		if ((temp & 0xFFFFF000) != 0xABCDE000) {
			int i;

1047
1048
			printk(KERN_WARNING "%s %s: no clock data saved by "
				"BIOS\n", name, pci_name(dev));
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069

			/* Calculate the average value of f_CNT. */
			for (temp = i = 0; i < 128; i++) {
				pci_read_config_word(dev, 0x78, &f_cnt);
				temp += f_cnt & 0x1ff;
				mdelay(1);
			}
			f_cnt = temp / 128;
		} else
			f_cnt = temp & 0x1ff;

		dpll_clk = info->dpll_clk;
		pci_clk  = (f_cnt * dpll_clk) / 192;

		/* Clamp PCI clock to bands. */
		if (pci_clk < 40)
			pci_clk = 33;
		else if(pci_clk < 45)
			pci_clk = 40;
		else if(pci_clk < 55)
			pci_clk = 50;
Linus Torvalds's avatar
Linus Torvalds committed
1070
		else
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1071
			pci_clk = 66;
1072

1073
1074
1075
		printk(KERN_INFO "%s %s: DPLL base: %d MHz, f_CNT: %d, "
			"assuming %d MHz PCI\n", name, pci_name(dev),
			dpll_clk, f_cnt, pci_clk);
1076
	} else {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1077
1078
1079
1080
1081
1082
1083
1084
		u32 itr1 = 0;

		pci_read_config_dword(dev, 0x40, &itr1);

		/* Detect PCI clock by looking at cmd_high_time. */
		switch((itr1 >> 8) & 0x07) {
			case 0x09:
				pci_clk = 40;
1085
				break;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1086
1087
			case 0x05:
				pci_clk = 25;
1088
				break;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1089
1090
1091
			case 0x07:
			default:
				pci_clk = 33;
1092
				break;
Linus Torvalds's avatar
Linus Torvalds committed
1093
1094
		}
	}
1095

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
	/* Let's assume we'll use PCI clock for the ATA clock... */
	switch (pci_clk) {
		case 25:
			clock = ATA_CLOCK_25MHZ;
			break;
		case 33:
		default:
			clock = ATA_CLOCK_33MHZ;
			break;
		case 40:
			clock = ATA_CLOCK_40MHZ;
			break;
		case 50:
			clock = ATA_CLOCK_50MHZ;
			break;
		case 66:
			clock = ATA_CLOCK_66MHZ;
			break;
	}
1115

Linus Torvalds's avatar
Linus Torvalds committed
1116
	/*
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1117
1118
	 * Only try the DPLL if we don't have a table for the PCI clock that
	 * we are running at for HPT370/A, always use it  for anything newer...
1119
	 *
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1120
1121
1122
	 * NOTE: Using the internal DPLL results in slow reads on 33 MHz PCI.
	 * We also  don't like using  the DPLL because this causes glitches
	 * on PRST-/SRST- when the state engine gets reset...
Linus Torvalds's avatar
Linus Torvalds committed
1123
	 */
1124
	if (chip_type >= HPT374 || info->timings->clock_table[clock] == NULL) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1125
1126
1127
1128
1129
1130
1131
		u16 f_low, delta = pci_clk < 50 ? 2 : 4;
		int adjust;

		 /*
		  * Select 66 MHz DPLL clock only if UltraATA/133 mode is
		  * supported/enabled, use 50 MHz DPLL clock otherwise...
		  */
1132
		if (info->udma_mask == ATA_UDMA6) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1133
1134
1135
1136
1137
1138
			dpll_clk = 66;
			clock = ATA_CLOCK_66MHZ;
		} else if (dpll_clk) {	/* HPT36x chips don't have DPLL */
			dpll_clk = 50;
			clock = ATA_CLOCK_50MHZ;
		}
1139

1140
		if (info->timings->clock_table[clock] == NULL) {
1141
1142
			printk(KERN_ERR "%s %s: unknown bus timing!\n",
				name, pci_name(dev));
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1143
			return -EIO;
Linus Torvalds's avatar
Linus Torvalds committed
1144
1145
		}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
		/* Select the DPLL clock. */
		pci_write_config_byte(dev, 0x5b, 0x21);

		/*
		 * Adjust the DPLL based upon PCI clock, enable it,
		 * and wait for stabilization...
		 */
		f_low = (pci_clk * 48) / dpll_clk;

		for (adjust = 0; adjust < 8; adjust++) {
			if(hpt37x_calibrate_dpll(dev, f_low, f_low + delta))
				break;

			/*
			 * See if it'll settle at a fractionally different clock
			 */
			if (adjust & 1)
				f_low -= adjust >> 1;
			else
				f_low += adjust >> 1;
		}
		if (adjust == 8) {
1168
1169
			printk(KERN_ERR "%s %s: DPLL did not stabilize!\n",
				name, pci_name(dev));
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1170
1171
1172
			return -EIO;
		}

1173
1174
		printk(KERN_INFO "%s %s: using %d MHz DPLL clock\n",
			name, pci_name(dev), dpll_clk);
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1175
1176
1177
1178
	} else {
		/* Mark the fact that we're not using the DPLL. */
		dpll_clk = 0;

1179
1180
		printk(KERN_INFO "%s %s: using %d MHz PCI clock\n",
			name, pci_name(dev), pci_clk);
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1181
	}
1182

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1183
1184
1185
	/* Store the clock frequencies. */
	info->dpll_clk	= dpll_clk;
	info->pci_clk	= pci_clk;
1186
	info->clock	= clock;
Linus Torvalds's avatar
Linus Torvalds committed
1187

1188
	if (chip_type >= HPT370) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
		u8  mcr1, mcr4;

		/*
		 * Reset the state engines.
		 * NOTE: Avoid accidentally enabling the disabled channels.
		 */
		pci_read_config_byte (dev, 0x50, &mcr1);
		pci_read_config_byte (dev, 0x54, &mcr4);
		pci_write_config_byte(dev, 0x50, (mcr1 | 0x32));
		pci_write_config_byte(dev, 0x54, (mcr4 | 0x32));
		udelay(100);
1200
	}
Linus Torvalds's avatar
Linus Torvalds committed
1201

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1202
1203
1204
1205
1206
	/*
	 * On  HPT371N, if ATA clock is 66 MHz we must set bit 2 in
	 * the MISC. register to stretch the UltraDMA Tss timing.
	 * NOTE: This register is only writeable via I/O space.
	 */
1207
	if (chip_type == HPT371N && clock == ATA_CLOCK_66MHZ)
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1208
1209
1210

		outb(inb(io_base + 0x9c) | 0x04, io_base + 0x9c);

Linus Torvalds's avatar
Linus Torvalds committed
1211
1212
1213
	return dev->irq;
}

1214
1215
1216
static u8 __devinit hpt3xx_cable_detect(ide_hwif_t *hwif)
{
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
1217
1218
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (hwif->dev == host->dev[1]);
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
	u8 chip_type		= info->chip_type;
	u8 scr1 = 0, ata66	= hwif->channel ? 0x01 : 0x02;

	/*
	 * The HPT37x uses the CBLID pins as outputs for MA15/MA16
	 * address lines to access an external EEPROM.  To read valid
	 * cable detect state the pins must be enabled as inputs.
	 */
	if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
		/*
		 * HPT374 PCI function 1
		 * - set bit 15 of reg 0x52 to enable TCBLID as input
		 * - set bit 15 of reg 0x56 to enable FCBLID as input
		 */
		u8  mcr_addr = hwif->select_data + 2;
		u16 mcr;

		pci_read_config_word(dev, mcr_addr, &mcr);
		pci_write_config_word(dev, mcr_addr, (mcr | 0x8000));
		/* now read cable id register */
		pci_read_config_byte(dev, 0x5a, &scr1);
		pci_write_config_word(dev, mcr_addr, mcr);
	} else if (chip_type >= HPT370) {
		/*
		 * HPT370/372 and 374 pcifn 0
		 * - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
		 */
		u8 scr2 = 0;

		pci_read_config_byte(dev, 0x5b, &scr2);
		pci_write_config_byte(dev, 0x5b, (scr2 & ~1));
		/* now read cable id register */
		pci_read_config_byte(dev, 0x5a, &scr1);
		pci_write_config_byte(dev, 0x5b,  scr2);
	} else
		pci_read_config_byte(dev, 0x5a, &scr1);

	return (scr1 & ata66) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
}

Linus Torvalds's avatar
Linus Torvalds committed
1259
1260
static void __devinit init_hwif_hpt366(ide_hwif_t *hwif)
{
1261
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
1262
1263
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (hwif->dev == host->dev[1]);
1264
1265
1266
	int serialize		= HPT_SERIALIZE_IO;
	u8  chip_type		= info->chip_type;
	u8  new_mcr, old_mcr	= 0;
1267
1268

	/* Cache the channel's MISC. control registers' offset */
1269
	hwif->select_data	= hwif->channel ? 0x54 : 0x50;
1270

1271
1272
1273
1274
1275
1276
	/*
	 * HPT3xxN chips have some complications:
	 *
	 * - on 33 MHz PCI we must clock switch
	 * - on 66 MHz PCI we must NOT use the PCI clock
	 */
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1277
	if (chip_type >= HPT372N && info->dpll_clk && info->pci_clk