intel_drv.h 19.8 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
/*
 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
 * Copyright (c) 2007-2008 Intel Corporation
 *   Jesse Barnes <jesse.barnes@intel.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 */
#ifndef __INTEL_DRV_H__
#define __INTEL_DRV_H__

#include <linux/i2c.h>
29
#include <drm/i915_drm.h>
30
#include "i915_drv.h"
31
32
33
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_fb_helper.h>
34
#include <drm/drm_dp_helper.h>
35

36
#define _wait_for(COND, MS, W) ({ \
37
38
	unsigned long timeout__ = jiffies + msecs_to_jiffies(MS);	\
	int ret__ = 0;							\
39
	while (!(COND)) {						\
40
41
42
43
		if (time_after(jiffies, timeout__)) {			\
			ret__ = -ETIMEDOUT;				\
			break;						\
		}							\
44
45
46
47
48
		if (W && drm_can_sleep())  {				\
			msleep(W);					\
		} else {						\
			cpu_relax();					\
		}							\
49
50
51
52
	}								\
	ret__;								\
})

Jesse Barnes's avatar
Jesse Barnes committed
53
#define wait_for_atomic_us(COND, US) ({ \
54
55
56
57
58
59
60
61
62
63
	unsigned long timeout__ = jiffies + usecs_to_jiffies(US);	\
	int ret__ = 0;							\
	while (!(COND)) {						\
		if (time_after(jiffies, timeout__)) {			\
			ret__ = -ETIMEDOUT;				\
			break;						\
		}							\
		cpu_relax();						\
	}								\
	ret__;								\
Jesse Barnes's avatar
Jesse Barnes committed
64
65
})

66
67
68
#define wait_for(COND, MS) _wait_for(COND, MS, 1)
#define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0)

69
70
71
#define KHz(x) (1000*x)
#define MHz(x) KHz(1000*x)

72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
/*
 * Display related stuff
 */

/* store information about an Ixxx DVO */
/* The i830->i865 use multiple DVOs with multiple i2cs */
/* the i915, i945 have a single sDVO i2c bus - which is different */
#define MAX_OUTPUTS 6
/* maximum connectors per crtcs in the mode set */
#define INTELFB_CONN_LIMIT 4

#define INTEL_I2C_BUS_DVO 1
#define INTEL_I2C_BUS_SDVO 2

/* these are outputs from the chip - integrated only
   external chips are via DVO or SDVO output */
#define INTEL_OUTPUT_UNUSED 0
#define INTEL_OUTPUT_ANALOG 1
#define INTEL_OUTPUT_DVO 2
#define INTEL_OUTPUT_SDVO 3
#define INTEL_OUTPUT_LVDS 4
#define INTEL_OUTPUT_TVOUT 5
94
#define INTEL_OUTPUT_HDMI 6
95
#define INTEL_OUTPUT_DISPLAYPORT 7
96
#define INTEL_OUTPUT_EDP 8
97
98
99
100
101
102

#define INTEL_DVO_CHIP_NONE 0
#define INTEL_DVO_CHIP_LVDS 1
#define INTEL_DVO_CHIP_TMDS 2
#define INTEL_DVO_CHIP_TVOUT 4

103
104
105
/* drm_display_mode->private_flags */
#define INTEL_MODE_PIXEL_MULTIPLIER_SHIFT (0x0)
#define INTEL_MODE_PIXEL_MULTIPLIER_MASK (0xf << INTEL_MODE_PIXEL_MULTIPLIER_SHIFT)
106
#define INTEL_MODE_DP_FORCE_6BPC (0x10)
107
108
109
110
/* This flag must be set by the encoder's mode_fixup if it changes the crtc
 * timings in the mode to prevent the crtc fixup from overwriting them.
 * Currently only lvds needs that. */
#define INTEL_MODE_CRTC_TIMINGS_SET (0x20)
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125

static inline void
intel_mode_set_pixel_multiplier(struct drm_display_mode *mode,
				int multiplier)
{
	mode->clock *= multiplier;
	mode->private_flags |= multiplier;
}

static inline int
intel_mode_get_pixel_multiplier(const struct drm_display_mode *mode)
{
	return (mode->private_flags & INTEL_MODE_PIXEL_MULTIPLIER_MASK) >> INTEL_MODE_PIXEL_MULTIPLIER_SHIFT;
}

126
127
struct intel_framebuffer {
	struct drm_framebuffer base;
128
	struct drm_i915_gem_object *obj;
129
130
};

131
132
133
134
135
136
struct intel_fbdev {
	struct drm_fb_helper helper;
	struct intel_framebuffer ifb;
	struct list_head fbdev_list;
	struct drm_display_mode *our_mode;
};
137

138
struct intel_encoder {
139
	struct drm_encoder base;
140
141
142
143
144
145
	/*
	 * The new crtc this encoder will be driven from. Only differs from
	 * base->crtc while a modeset is in progress.
	 */
	struct intel_crtc *new_crtc;

146
	int type;
147
	bool needs_tv_clock;
148
149
150
151
152
	/*
	 * Intel hw has only one MUX where encoders could be clone, hence a
	 * simple flag is enough to compute the possible_clones mask.
	 */
	bool cloneable;
153
	bool connectors_active;
154
	void (*hot_plug)(struct intel_encoder *);
155
	void (*pre_enable)(struct intel_encoder *);
156
157
	void (*enable)(struct intel_encoder *);
	void (*disable)(struct intel_encoder *);
158
	void (*post_disable)(struct intel_encoder *);
159
160
161
162
	/* Read out the current hw state of this connector, returning true if
	 * the encoder is active. If the encoder is enabled it also set the pipe
	 * it is connected to in the pipe parameter. */
	bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe);
163
	int crtc_mask;
164
165
};

166
167
struct intel_connector {
	struct drm_connector base;
168
169
170
	/*
	 * The fixed encoder this connector is connected to.
	 */
171
	struct intel_encoder *encoder;
172
173
174
175
176
177
178

	/*
	 * The new encoder this connector will be driven. Only differs from
	 * encoder while a modeset is in progress.
	 */
	struct intel_encoder *new_encoder;

179
180
181
	/* Reads out the current hw, returning true if the connector is enabled
	 * and active (i.e. dpms ON state). */
	bool (*get_hw_state)(struct intel_connector *);
182
183
};

184
185
struct intel_crtc {
	struct drm_crtc base;
186
187
	enum pipe pipe;
	enum plane plane;
188
	u8 lut_r[256], lut_g[256], lut_b[256];
189
190
191
192
193
194
	/*
	 * Whether the crtc and the connected output pipeline is active. Implies
	 * that crtc->enabled is set, i.e. the current mode configuration has
	 * some outputs connected to this crtc.
	 */
	bool active;
195
	bool primary_disabled; /* is the crtc obscured by a plane? */
196
	bool lowfreq_avail;
197
	struct intel_overlay *overlay;
198
	struct intel_unpin_work *unpin_work;
199
	int fdi_lanes;
200

201
202
203
204
205
	/* Display surface base address adjustement for pageflips. Note that on
	 * gen4+ this only adjusts up to a tile, offsets within a tile are
	 * handled in the hw itself (with the TILEOFF register). */
	unsigned long dspaddr_offset;

206
	struct drm_i915_gem_object *cursor_bo;
207
208
209
	uint32_t cursor_addr;
	int16_t cursor_x, cursor_y;
	int16_t cursor_width, cursor_height;
210
	bool cursor_visible;
211
	unsigned int bpp;
212

213
214
	/* We can share PLLs across outputs if the timings match */
	struct intel_pch_pll *pch_pll;
215
216
};

217
218
219
220
221
222
223
224
225
226
227
228
229
230
struct intel_plane {
	struct drm_plane base;
	enum pipe pipe;
	struct drm_i915_gem_object *obj;
	int max_downscale;
	u32 lut_r[1024], lut_g[1024], lut_b[1024];
	void (*update_plane)(struct drm_plane *plane,
			     struct drm_framebuffer *fb,
			     struct drm_i915_gem_object *obj,
			     int crtc_x, int crtc_y,
			     unsigned int crtc_w, unsigned int crtc_h,
			     uint32_t x, uint32_t y,
			     uint32_t src_w, uint32_t src_h);
	void (*disable_plane)(struct drm_plane *plane);
231
232
233
234
	int (*update_colorkey)(struct drm_plane *plane,
			       struct drm_intel_sprite_colorkey *key);
	void (*get_colorkey)(struct drm_plane *plane,
			     struct drm_intel_sprite_colorkey *key);
235
236
};

237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
struct intel_watermark_params {
	unsigned long fifo_size;
	unsigned long max_wm;
	unsigned long default_wm;
	unsigned long guard_size;
	unsigned long cacheline_size;
};

struct cxsr_latency {
	int is_desktop;
	int is_ddr3;
	unsigned long fsb_freq;
	unsigned long mem_freq;
	unsigned long display_sr;
	unsigned long display_hpll_disable;
	unsigned long cursor_sr;
	unsigned long cursor_hpll_disable;
};

256
#define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
257
#define to_intel_connector(x) container_of(x, struct intel_connector, base)
258
#define to_intel_encoder(x) container_of(x, struct intel_encoder, base)
259
#define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
260
#define to_intel_plane(x) container_of(x, struct intel_plane, base)
261

262
263
#define DIP_HEADER_SIZE	5

264
265
266
#define DIP_TYPE_AVI    0x82
#define DIP_VERSION_AVI 0x2
#define DIP_LEN_AVI     13
267
268
#define DIP_AVI_PR_1    0
#define DIP_AVI_PR_2    1
269

270
#define DIP_TYPE_SPD	0x83
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
#define DIP_VERSION_SPD	0x1
#define DIP_LEN_SPD	25
#define DIP_SPD_UNKNOWN	0
#define DIP_SPD_DSTB	0x1
#define DIP_SPD_DVDP	0x2
#define DIP_SPD_DVHS	0x3
#define DIP_SPD_HDDVR	0x4
#define DIP_SPD_DVC	0x5
#define DIP_SPD_DSC	0x6
#define DIP_SPD_VCD	0x7
#define DIP_SPD_GAME	0x8
#define DIP_SPD_PC	0x9
#define DIP_SPD_BD	0xa
#define DIP_SPD_SCD	0xb

286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
struct dip_infoframe {
	uint8_t type;		/* HB0 */
	uint8_t ver;		/* HB1 */
	uint8_t len;		/* HB2 - body len, not including checksum */
	uint8_t ecc;		/* Header ECC */
	uint8_t checksum;	/* PB0 */
	union {
		struct {
			/* PB1 - Y 6:5, A 4:4, B 3:2, S 1:0 */
			uint8_t Y_A_B_S;
			/* PB2 - C 7:6, M 5:4, R 3:0 */
			uint8_t C_M_R;
			/* PB3 - ITC 7:7, EC 6:4, Q 3:2, SC 1:0 */
			uint8_t ITC_EC_Q_SC;
			/* PB4 - VIC 6:0 */
			uint8_t VIC;
302
303
			/* PB5 - YQ 7:6, CN 5:4, PR 3:0 */
			uint8_t YQ_CN_PR;
304
305
306
307
308
			/* PB6 to PB13 */
			uint16_t top_bar_end;
			uint16_t bottom_bar_start;
			uint16_t left_bar_end;
			uint16_t right_bar_start;
309
		} __attribute__ ((packed)) avi;
310
311
312
313
		struct {
			uint8_t vn[8];
			uint8_t pd[16];
			uint8_t sdi;
314
		} __attribute__ ((packed)) spd;
315
316
317
318
		uint8_t payload[27];
	} __attribute__ ((packed)) body;
} __attribute__((packed));

319
320
321
322
323
324
325
326
327
328
329
struct intel_hdmi {
	struct intel_encoder base;
	u32 sdvox_reg;
	int ddc_bus;
	int ddi_port;
	uint32_t color_range;
	bool has_hdmi_sink;
	bool has_audio;
	enum hdmi_force_audio force_audio;
	void (*write_infoframe)(struct drm_encoder *encoder,
				struct dip_infoframe *frame);
330
331
	void (*set_infoframes)(struct drm_encoder *encoder,
			       struct drm_display_mode *adjusted_mode);
332
333
};

334
#define DP_RECEIVER_CAP_SIZE		0xf
335
#define DP_MAX_DOWNSTREAM_PORTS		0x10
336
337
338
339
340
341
342
343
344
#define DP_LINK_CONFIGURATION_SIZE	9

struct intel_dp {
	struct intel_encoder base;
	uint32_t output_reg;
	uint32_t DP;
	uint8_t  link_configuration[DP_LINK_CONFIGURATION_SIZE];
	bool has_audio;
	enum hdmi_force_audio force_audio;
345
	enum port port;
346
347
348
349
	uint32_t color_range;
	uint8_t link_bw;
	uint8_t lane_count;
	uint8_t dpcd[DP_RECEIVER_CAP_SIZE];
350
	uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS];
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
	struct i2c_adapter adapter;
	struct i2c_algo_dp_aux_data algo;
	bool is_pch_edp;
	uint8_t train_set[4];
	int panel_power_up_delay;
	int panel_power_down_delay;
	int panel_power_cycle_delay;
	int backlight_on_delay;
	int backlight_off_delay;
	struct drm_display_mode *panel_fixed_mode;  /* for eDP */
	struct delayed_work panel_vdd_work;
	bool want_panel_vdd;
	struct edid *edid; /* cached EDID for eDP */
	int edid_mode_count;
};

367
368
369
370
371
372
373
static inline struct drm_crtc *
intel_get_crtc_for_pipe(struct drm_device *dev, int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	return dev_priv->pipe_to_crtc_mapping[pipe];
}

374
375
376
377
378
379
380
static inline struct drm_crtc *
intel_get_crtc_for_plane(struct drm_device *dev, int plane)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	return dev_priv->plane_to_crtc_mapping[plane];
}

381
382
383
struct intel_unpin_work {
	struct work_struct work;
	struct drm_device *dev;
384
385
	struct drm_i915_gem_object *old_fb_obj;
	struct drm_i915_gem_object *pending_flip_obj;
386
387
388
389
390
	struct drm_pending_vblank_event *event;
	int pending;
	bool enable_stall_check;
};

391
392
393
394
395
396
397
struct intel_fbc_work {
	struct delayed_work work;
	struct drm_crtc *crtc;
	struct drm_framebuffer *fb;
	int interval;
};

398
399
int intel_connector_update_modes(struct drm_connector *connector,
				struct edid *edid);
400
int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
401

402
extern void intel_attach_force_audio_property(struct drm_connector *connector);
403
404
extern void intel_attach_broadcast_rgb_property(struct drm_connector *connector);

405
extern void intel_crt_init(struct drm_device *dev);
406
407
extern void intel_hdmi_init(struct drm_device *dev,
			    int sdvox_reg, enum port port);
408
409
extern struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder);
extern void intel_dip_infoframe_csum(struct dip_infoframe *avi_if);
410
411
extern bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg,
			    bool is_sdvob);
412
413
extern void intel_dvo_init(struct drm_device *dev);
extern void intel_tv_init(struct drm_device *dev);
414
415
416
417
extern void intel_mark_busy(struct drm_device *dev);
extern void intel_mark_idle(struct drm_device *dev);
extern void intel_mark_fb_busy(struct drm_i915_gem_object *obj);
extern void intel_mark_fb_idle(struct drm_i915_gem_object *obj);
418
extern bool intel_lvds_init(struct drm_device *dev);
419
420
extern void intel_dp_init(struct drm_device *dev, int output_reg,
			  enum port port);
421
422
423
void
intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode,
		 struct drm_display_mode *adjusted_mode);
424
extern bool intel_dpd_is_edp(struct drm_device *dev);
425
extern void intel_edp_link_config(struct intel_encoder *, int *, int *);
426
427
extern int intel_edp_target_clock(struct intel_encoder *,
				  struct drm_display_mode *mode);
428
extern bool intel_encoder_is_pch_edp(struct drm_encoder *encoder);
429
extern int intel_plane_init(struct drm_device *dev, enum pipe pipe);
430
431
extern void intel_flush_display_plane(struct drm_i915_private *dev_priv,
				      enum plane plane);
432

433
/* intel_panel.c */
434
435
436
437
extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode,
				   struct drm_display_mode *adjusted_mode);
extern void intel_pch_panel_fitting(struct drm_device *dev,
				    int fitting_mode,
438
				    const struct drm_display_mode *mode,
439
				    struct drm_display_mode *adjusted_mode);
440
441
extern u32 intel_panel_get_max_backlight(struct drm_device *dev);
extern void intel_panel_set_backlight(struct drm_device *dev, u32 level);
442
extern int intel_panel_setup_backlight(struct drm_device *dev);
443
444
extern void intel_panel_enable_backlight(struct drm_device *dev,
					 enum pipe pipe);
445
extern void intel_panel_disable_backlight(struct drm_device *dev);
446
extern void intel_panel_destroy_backlight(struct drm_device *dev);
447
extern enum drm_connector_status intel_panel_detect(struct drm_device *dev);
448

449
struct intel_set_config {
450
451
	struct drm_encoder **save_connector_encoders;
	struct drm_crtc **save_encoder_crtcs;
452
453
454

	bool fb_changed;
	bool mode_changed;
455
456
};

457
458
extern bool intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
			   int x, int y, struct drm_framebuffer *old_fb);
459
extern void intel_modeset_disable(struct drm_device *dev);
460
extern void intel_crtc_load_lut(struct drm_crtc *crtc);
461
extern void intel_crtc_update_dpms(struct drm_crtc *crtc);
462
extern void intel_encoder_noop(struct drm_encoder *encoder);
463
extern void intel_encoder_destroy(struct drm_encoder *encoder);
464
extern void intel_encoder_dpms(struct intel_encoder *encoder, int mode);
465
extern bool intel_encoder_check_is_cloned(struct intel_encoder *encoder);
466
extern void intel_connector_dpms(struct drm_connector *, int mode);
467
extern bool intel_connector_get_hw_state(struct intel_connector *connector);
468
469
extern void intel_modeset_check_state(struct drm_device *dev);

470

471
472
473
474
475
476
477
478
static inline struct intel_encoder *intel_attached_encoder(struct drm_connector *connector)
{
	return to_intel_connector(connector)->encoder;
}

extern void intel_connector_attach_encoder(struct intel_connector *connector,
					   struct intel_encoder *encoder);
extern struct drm_encoder *intel_best_encoder(struct drm_connector *connector);
479
480
481

extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
						    struct drm_crtc *crtc);
482
483
int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
484
extern void intel_wait_for_vblank(struct drm_device *dev, int pipe);
485
extern void intel_wait_for_pipe_off(struct drm_device *dev, int pipe);
486
487

struct intel_load_detect_pipe {
488
	struct drm_framebuffer *release_fb;
489
490
491
	bool load_detect_temp;
	int dpms_mode;
};
492
extern bool intel_get_load_detect_pipe(struct drm_connector *connector,
493
				       struct drm_display_mode *mode,
494
				       struct intel_load_detect_pipe *old);
495
extern void intel_release_load_detect_pipe(struct drm_connector *connector,
496
					   struct intel_load_detect_pipe *old);
497
498
499
500

extern void intelfb_restore(void);
extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
				    u16 blue, int regno);
501
502
extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
				    u16 *blue, int regno);
503
extern void intel_enable_clock_gating(struct drm_device *dev);
504

505
extern int intel_pin_and_fence_fb_obj(struct drm_device *dev,
506
				      struct drm_i915_gem_object *obj,
507
				      struct intel_ring_buffer *pipelined);
508
extern void intel_unpin_fb_obj(struct drm_i915_gem_object *obj);
509

510
511
extern int intel_framebuffer_init(struct drm_device *dev,
				  struct intel_framebuffer *ifb,
512
				  struct drm_mode_fb_cmd2 *mode_cmd,
513
				  struct drm_i915_gem_object *obj);
514
515
extern int intel_fbdev_init(struct drm_device *dev);
extern void intel_fbdev_fini(struct drm_device *dev);
516
extern void intel_fbdev_set_suspend(struct drm_device *dev, int state);
517
518
extern void intel_prepare_page_flip(struct drm_device *dev, int plane);
extern void intel_finish_page_flip(struct drm_device *dev, int pipe);
519
extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane);
520

521
522
extern void intel_setup_overlay(struct drm_device *dev);
extern void intel_cleanup_overlay(struct drm_device *dev);
523
extern int intel_overlay_switch_off(struct intel_overlay *overlay);
524
525
526
527
extern int intel_overlay_put_image(struct drm_device *dev, void *data,
				   struct drm_file *file_priv);
extern int intel_overlay_attrs(struct drm_device *dev, void *data,
			       struct drm_file *file_priv);
528

529
extern void intel_fb_output_poll_changed(struct drm_device *dev);
530
extern void intel_fb_restore_mode(struct drm_device *dev);
531

532
533
534
535
536
extern void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
			bool state);
#define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
#define assert_pipe_disabled(d, p) assert_pipe(d, p, false)

537
extern void intel_init_clock_gating(struct drm_device *dev);
538
539
extern void intel_write_eld(struct drm_encoder *encoder,
			    struct drm_display_mode *mode);
540
extern void intel_cpt_verify_modeset(struct drm_device *dev, int pipe);
541
extern void intel_prepare_ddi(struct drm_device *dev);
542
extern void hsw_fdi_link_train(struct drm_crtc *crtc);
543
extern void intel_ddi_init(struct drm_device *dev, enum port port);
544

545
/* For use by IVB LP watermark workaround in intel_sprite.c */
546
extern void intel_update_watermarks(struct drm_device *dev);
547
548
549
extern void intel_update_sprite_watermarks(struct drm_device *dev, int pipe,
					   uint32_t sprite_width,
					   int pixel_size);
550
551
extern void intel_update_linetime_watermarks(struct drm_device *dev, int pipe,
			 struct drm_display_mode *mode);
552
553
554
555
556
557

extern int intel_sprite_set_colorkey(struct drm_device *dev, void *data,
				     struct drm_file *file_priv);
extern int intel_sprite_get_colorkey(struct drm_device *dev, void *data,
				     struct drm_file *file_priv);

Jesse Barnes's avatar
Jesse Barnes committed
558
559
extern u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg);

560
/* Power-related functions, located in intel_pm.c */
561
extern void intel_init_pm(struct drm_device *dev);
562
563
564
565
/* FBC */
extern bool intel_fbc_enabled(struct drm_device *dev);
extern void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval);
extern void intel_update_fbc(struct drm_device *dev);
566
567
568
/* IPS */
extern void intel_gpu_ips_init(struct drm_i915_private *dev_priv);
extern void intel_gpu_ips_teardown(void);
569

570
extern void intel_init_power_wells(struct drm_device *dev);
571
572
extern void intel_enable_gt_powersave(struct drm_device *dev);
extern void intel_disable_gt_powersave(struct drm_device *dev);
573
extern void gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv);
574
extern void ironlake_teardown_rc6(struct drm_device *dev);
575

576
577
extern void intel_enable_ddi(struct intel_encoder *encoder);
extern void intel_disable_ddi(struct intel_encoder *encoder);
578
579
extern bool intel_ddi_get_hw_state(struct intel_encoder *encoder,
				   enum pipe *pipe);
580
581
582
583
extern void intel_ddi_mode_set(struct drm_encoder *encoder,
				struct drm_display_mode *mode,
				struct drm_display_mode *adjusted_mode);

584
#endif /* __INTEL_DRV_H__ */