i915_drv.c 36.1 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
/* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
 */
Dave Airlie's avatar
Dave Airlie committed
3
/*
4
 *
Linus Torvalds's avatar
Linus Torvalds committed
5
6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
Dave Airlie's avatar
Dave Airlie committed
28
 */
Linus Torvalds's avatar
Linus Torvalds committed
29

30
#include <linux/device.h>
31
32
#include <drm/drmP.h>
#include <drm/i915_drm.h>
Linus Torvalds's avatar
Linus Torvalds committed
33
#include "i915_drv.h"
34
#include "i915_trace.h"
35
#include "intel_drv.h"
Linus Torvalds's avatar
Linus Torvalds committed
36

37
#include <linux/console.h>
38
#include <linux/module.h>
39
#include <drm/drm_crtc_helper.h>
40

41
static int i915_modeset __read_mostly = -1;
42
module_param_named(modeset, i915_modeset, int, 0400);
43
44
45
MODULE_PARM_DESC(modeset,
		"Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, "
		"1=on, -1=force vga console preference [default])");
46

47
unsigned int i915_fbpercrtc __always_unused = 0;
48
module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400);
Linus Torvalds's avatar
Linus Torvalds committed
49

50
int i915_panel_ignore_lid __read_mostly = 1;
51
module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600);
52
MODULE_PARM_DESC(panel_ignore_lid,
53
54
		"Override lid status (0=autodetect, 1=autodetect disabled [default], "
		"-1=force lid closed, -2=force lid open)");
55

56
unsigned int i915_powersave __read_mostly = 1;
57
module_param_named(powersave, i915_powersave, int, 0600);
58
59
MODULE_PARM_DESC(powersave,
		"Enable powersavings, fbc, downclocking, etc. (default: true)");
60

61
int i915_semaphores __read_mostly = -1;
62
module_param_named(semaphores, i915_semaphores, int, 0600);
63
MODULE_PARM_DESC(semaphores,
64
		"Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))");
65

66
int i915_enable_rc6 __read_mostly = -1;
67
module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400);
68
MODULE_PARM_DESC(i915_enable_rc6,
69
70
71
72
73
		"Enable power-saving render C-state 6. "
		"Different stages can be selected via bitmask values "
		"(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
		"For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
		"default: -1 (use per-chip default)");
74

75
int i915_enable_fbc __read_mostly = -1;
76
module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600);
77
78
MODULE_PARM_DESC(i915_enable_fbc,
		"Enable frame buffer compression for power savings "
79
		"(default: -1 (use per-chip default))");
80

81
unsigned int i915_lvds_downclock __read_mostly = 0;
82
module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400);
83
84
85
MODULE_PARM_DESC(lvds_downclock,
		"Use panel (LVDS/eDP) downclocking for power savings "
		"(default: false)");
86

87
88
89
90
91
92
int i915_lvds_channel_mode __read_mostly;
module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600);
MODULE_PARM_DESC(lvds_channel_mode,
		 "Specify LVDS channel mode "
		 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");

93
int i915_panel_use_ssc __read_mostly = -1;
94
module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600);
95
96
MODULE_PARM_DESC(lvds_use_ssc,
		"Use Spread Spectrum Clock with panels [LVDS/eDP] "
97
		"(default: auto from VBT)");
98

99
int i915_vbt_sdvo_panel_type __read_mostly = -1;
100
module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600);
101
MODULE_PARM_DESC(vbt_sdvo_panel_type,
102
103
		"Override/Ignore selection of SDVO panel mode in the VBT "
		"(-2=ignore, -1=auto [default], index in VBT BIOS table)");
104

105
static bool i915_try_reset __read_mostly = true;
Chris Wilson's avatar
Chris Wilson committed
106
module_param_named(reset, i915_try_reset, bool, 0600);
107
MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
Chris Wilson's avatar
Chris Wilson committed
108

109
bool i915_enable_hangcheck __read_mostly = true;
110
module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644);
111
112
113
114
MODULE_PARM_DESC(enable_hangcheck,
		"Periodically check GPU activity for detecting hangs. "
		"WARNING: Disabling this can cause system wide hangs. "
		"(default: true)");
115

116
117
int i915_enable_ppgtt __read_mostly = -1;
module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600);
Daniel Vetter's avatar
Daniel Vetter committed
118
119
120
MODULE_PARM_DESC(i915_enable_ppgtt,
		"Enable PPGTT (default: true)");

121
122
123
124
125
126
127
unsigned int i915_preliminary_hw_support __read_mostly = 0;
module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600);
MODULE_PARM_DESC(preliminary_hw_support,
		"Enable preliminary hardware support. "
		"Enable Haswell and ValleyView Support. "
		"(default: false)");

128
static struct drm_driver driver;
129
extern int intel_agp_enabled;
130

131
#define INTEL_VGA_DEVICE(id, info) {		\
132
	.class = PCI_BASE_CLASS_DISPLAY << 16,	\
133
	.class_mask = 0xff0000,			\
134
135
136
137
	.vendor = 0x8086,			\
	.device = id,				\
	.subvendor = PCI_ANY_ID,		\
	.subdevice = PCI_ANY_ID,		\
138
139
	.driver_data = (unsigned long) info }

140
static const struct intel_device_info intel_i830_info = {
141
	.gen = 2, .is_mobile = 1, .cursor_needs_physical = 1,
142
	.has_overlay = 1, .overlay_needs_physical = 1,
143
144
};

145
static const struct intel_device_info intel_845g_info = {
146
	.gen = 2,
147
	.has_overlay = 1, .overlay_needs_physical = 1,
148
149
};

150
static const struct intel_device_info intel_i85x_info = {
151
	.gen = 2, .is_i85x = 1, .is_mobile = 1,
152
	.cursor_needs_physical = 1,
153
	.has_overlay = 1, .overlay_needs_physical = 1,
154
155
};

156
static const struct intel_device_info intel_i865g_info = {
157
	.gen = 2,
158
	.has_overlay = 1, .overlay_needs_physical = 1,
159
160
};

161
static const struct intel_device_info intel_i915g_info = {
162
	.gen = 3, .is_i915g = 1, .cursor_needs_physical = 1,
163
	.has_overlay = 1, .overlay_needs_physical = 1,
164
};
165
static const struct intel_device_info intel_i915gm_info = {
166
	.gen = 3, .is_mobile = 1,
167
	.cursor_needs_physical = 1,
168
	.has_overlay = 1, .overlay_needs_physical = 1,
169
	.supports_tv = 1,
170
};
171
static const struct intel_device_info intel_i945g_info = {
172
	.gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1,
173
	.has_overlay = 1, .overlay_needs_physical = 1,
174
};
175
static const struct intel_device_info intel_i945gm_info = {
176
	.gen = 3, .is_i945gm = 1, .is_mobile = 1,
177
	.has_hotplug = 1, .cursor_needs_physical = 1,
178
	.has_overlay = 1, .overlay_needs_physical = 1,
179
	.supports_tv = 1,
180
181
};

182
static const struct intel_device_info intel_i965g_info = {
183
	.gen = 4, .is_broadwater = 1,
184
	.has_hotplug = 1,
185
	.has_overlay = 1,
186
187
};

188
static const struct intel_device_info intel_i965gm_info = {
189
	.gen = 4, .is_crestline = 1,
190
	.is_mobile = 1, .has_fbc = 1, .has_hotplug = 1,
191
	.has_overlay = 1,
192
	.supports_tv = 1,
193
194
};

195
static const struct intel_device_info intel_g33_info = {
196
	.gen = 3, .is_g33 = 1,
197
	.need_gfx_hws = 1, .has_hotplug = 1,
198
	.has_overlay = 1,
199
200
};

201
static const struct intel_device_info intel_g45_info = {
202
	.gen = 4, .is_g4x = 1, .need_gfx_hws = 1,
203
	.has_pipe_cxsr = 1, .has_hotplug = 1,
204
	.has_bsd_ring = 1,
205
206
};

207
static const struct intel_device_info intel_gm45_info = {
208
	.gen = 4, .is_g4x = 1,
209
	.is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1,
210
	.has_pipe_cxsr = 1, .has_hotplug = 1,
211
	.supports_tv = 1,
212
	.has_bsd_ring = 1,
213
214
};

215
static const struct intel_device_info intel_pineview_info = {
216
	.gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1,
217
	.need_gfx_hws = 1, .has_hotplug = 1,
218
	.has_overlay = 1,
219
220
};

221
static const struct intel_device_info intel_ironlake_d_info = {
222
	.gen = 5,
223
	.need_gfx_hws = 1, .has_hotplug = 1,
224
	.has_bsd_ring = 1,
225
226
};

227
static const struct intel_device_info intel_ironlake_m_info = {
228
	.gen = 5, .is_mobile = 1,
229
	.need_gfx_hws = 1, .has_hotplug = 1,
230
	.has_fbc = 1,
231
	.has_bsd_ring = 1,
232
233
};

234
static const struct intel_device_info intel_sandybridge_d_info = {
235
	.gen = 6,
236
	.need_gfx_hws = 1, .has_hotplug = 1,
237
	.has_bsd_ring = 1,
238
	.has_blt_ring = 1,
239
	.has_llc = 1,
240
	.has_force_wake = 1,
241
242
};

243
static const struct intel_device_info intel_sandybridge_m_info = {
244
	.gen = 6, .is_mobile = 1,
245
	.need_gfx_hws = 1, .has_hotplug = 1,
246
	.has_fbc = 1,
247
	.has_bsd_ring = 1,
248
	.has_blt_ring = 1,
249
	.has_llc = 1,
250
	.has_force_wake = 1,
251
252
};

253
254
255
256
257
static const struct intel_device_info intel_ivybridge_d_info = {
	.is_ivybridge = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
258
	.has_llc = 1,
259
	.has_force_wake = 1,
260
261
262
263
264
265
266
267
};

static const struct intel_device_info intel_ivybridge_m_info = {
	.is_ivybridge = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,	/* FBC is not enabled on Ivybridge mobile yet */
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
268
	.has_llc = 1,
269
	.has_force_wake = 1,
270
271
};

272
273
274
275
276
277
278
static const struct intel_device_info intel_valleyview_m_info = {
	.gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.is_valleyview = 1,
279
	.display_mmio_offset = VLV_DISPLAY_BASE,
280
281
282
283
284
285
286
287
288
};

static const struct intel_device_info intel_valleyview_d_info = {
	.gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_fbc = 0,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.is_valleyview = 1,
289
	.display_mmio_offset = VLV_DISPLAY_BASE,
290
291
};

292
293
294
295
296
297
static const struct intel_device_info intel_haswell_d_info = {
	.is_haswell = 1, .gen = 7,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.has_llc = 1,
298
	.has_force_wake = 1,
299
300
301
302
303
304
305
306
};

static const struct intel_device_info intel_haswell_m_info = {
	.is_haswell = 1, .gen = 7, .is_mobile = 1,
	.need_gfx_hws = 1, .has_hotplug = 1,
	.has_bsd_ring = 1,
	.has_blt_ring = 1,
	.has_llc = 1,
307
	.has_force_wake = 1,
308
309
};

310
311
312
313
static const struct pci_device_id pciidlist[] = {		/* aka */
	INTEL_VGA_DEVICE(0x3577, &intel_i830_info),		/* I830_M */
	INTEL_VGA_DEVICE(0x2562, &intel_845g_info),		/* 845_G */
	INTEL_VGA_DEVICE(0x3582, &intel_i85x_info),		/* I855_GM */
314
	INTEL_VGA_DEVICE(0x358e, &intel_i85x_info),
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
	INTEL_VGA_DEVICE(0x2572, &intel_i865g_info),		/* I865_G */
	INTEL_VGA_DEVICE(0x2582, &intel_i915g_info),		/* I915_G */
	INTEL_VGA_DEVICE(0x258a, &intel_i915g_info),		/* E7221_G */
	INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info),		/* I915_GM */
	INTEL_VGA_DEVICE(0x2772, &intel_i945g_info),		/* I945_G */
	INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info),		/* I945_GM */
	INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info),		/* I945_GME */
	INTEL_VGA_DEVICE(0x2972, &intel_i965g_info),		/* I946_GZ */
	INTEL_VGA_DEVICE(0x2982, &intel_i965g_info),		/* G35_G */
	INTEL_VGA_DEVICE(0x2992, &intel_i965g_info),		/* I965_Q */
	INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info),		/* I965_G */
	INTEL_VGA_DEVICE(0x29b2, &intel_g33_info),		/* Q35_G */
	INTEL_VGA_DEVICE(0x29c2, &intel_g33_info),		/* G33_G */
	INTEL_VGA_DEVICE(0x29d2, &intel_g33_info),		/* Q33_G */
	INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info),		/* I965_GM */
	INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info),		/* I965_GME */
	INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info),		/* GM45_G */
	INTEL_VGA_DEVICE(0x2e02, &intel_g45_info),		/* IGD_E_G */
	INTEL_VGA_DEVICE(0x2e12, &intel_g45_info),		/* Q45_G */
	INTEL_VGA_DEVICE(0x2e22, &intel_g45_info),		/* G45_G */
	INTEL_VGA_DEVICE(0x2e32, &intel_g45_info),		/* G41_G */
	INTEL_VGA_DEVICE(0x2e42, &intel_g45_info),		/* B43_G */
337
	INTEL_VGA_DEVICE(0x2e92, &intel_g45_info),		/* B43_G.1 */
338
339
340
341
	INTEL_VGA_DEVICE(0xa001, &intel_pineview_info),
	INTEL_VGA_DEVICE(0xa011, &intel_pineview_info),
	INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info),
	INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info),
342
	INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info),
343
344
	INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info),
	INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info),
345
	INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info),
346
	INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info),
347
	INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info),
348
	INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info),
349
350
351
352
353
	INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */
	INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */
354
	INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */
355
356
	INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info), /* GT1 desktop */
	INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info), /* GT2 desktop */
357
	INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info), /* GT2 desktop */
358
359
	INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info), /* GT1 server */
	INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info), /* GT2 server */
360
	INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info), /* GT2 server */
361
362
	INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info), /* GT1 mobile */
	INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info), /* GT2 mobile */
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
	INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info), /* GT2 mobile */
	INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info), /* SDV GT1 desktop */
	INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info), /* SDV GT2 desktop */
	INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info), /* SDV GT2 desktop */
	INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info), /* SDV GT1 server */
	INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info), /* SDV GT2 server */
	INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info), /* SDV GT2 server */
	INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info), /* SDV GT1 mobile */
	INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info), /* SDV GT2 mobile */
	INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info), /* SDV GT2 mobile */
	INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info), /* ULT GT1 desktop */
	INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info), /* ULT GT2 desktop */
	INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info), /* ULT GT2 desktop */
	INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info), /* ULT GT1 server */
	INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info), /* ULT GT2 server */
	INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info), /* ULT GT2 server */
	INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info), /* ULT GT1 mobile */
	INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info), /* ULT GT2 mobile */
	INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info), /* ULT GT2 mobile */
382
383
	INTEL_VGA_DEVICE(0x0D02, &intel_haswell_d_info), /* CRW GT1 desktop */
	INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info), /* CRW GT2 desktop */
384
	INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info), /* CRW GT2 desktop */
385
386
	INTEL_VGA_DEVICE(0x0D0A, &intel_haswell_d_info), /* CRW GT1 server */
	INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info), /* CRW GT2 server */
387
	INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info), /* CRW GT2 server */
388
389
	INTEL_VGA_DEVICE(0x0D06, &intel_haswell_m_info), /* CRW GT1 mobile */
	INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info), /* CRW GT2 mobile */
390
	INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info), /* CRW GT2 mobile */
391
392
393
	INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info),
	INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info),
394
	{0, 0, 0}
Linus Torvalds's avatar
Linus Torvalds committed
395
396
};

397
398
399
400
#if defined(CONFIG_DRM_I915_KMS)
MODULE_DEVICE_TABLE(pci, pciidlist);
#endif

401
void intel_detect_pch(struct drm_device *dev)
402
403
404
405
406
407
408
409
410
411
412
413
414
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct pci_dev *pch;

	/*
	 * The reason to probe ISA bridge instead of Dev31:Fun0 is to
	 * make graphics device passthrough work easy for VMM, that only
	 * need to expose ISA bridge to let driver know the real hardware
	 * underneath. This is a requirement from virtualization team.
	 */
	pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL);
	if (pch) {
		if (pch->vendor == PCI_VENDOR_ID_INTEL) {
415
			unsigned short id;
416
			id = pch->device & INTEL_PCH_DEVICE_ID_MASK;
417
			dev_priv->pch_id = id;
418

419
420
			if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_IBX;
421
				dev_priv->num_pch_pll = 2;
422
				DRM_DEBUG_KMS("Found Ibex Peak PCH\n");
423
				WARN_ON(!IS_GEN5(dev));
424
			} else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) {
425
				dev_priv->pch_type = PCH_CPT;
426
				dev_priv->num_pch_pll = 2;
427
				DRM_DEBUG_KMS("Found CougarPoint PCH\n");
428
				WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
429
430
431
			} else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) {
				/* PantherPoint is CPT compatible */
				dev_priv->pch_type = PCH_CPT;
432
				dev_priv->num_pch_pll = 2;
433
				DRM_DEBUG_KMS("Found PatherPoint PCH\n");
434
				WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
435
436
			} else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_LPT;
437
				dev_priv->num_pch_pll = 0;
438
				DRM_DEBUG_KMS("Found LynxPoint PCH\n");
439
				WARN_ON(!IS_HASWELL(dev));
440
441
442
443
444
			} else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
				dev_priv->pch_type = PCH_LPT;
				dev_priv->num_pch_pll = 0;
				DRM_DEBUG_KMS("Found LynxPoint LP PCH\n");
				WARN_ON(!IS_HASWELL(dev));
445
			}
446
			BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS);
447
448
449
450
451
		}
		pci_dev_put(pch);
	}
}

452
453
454
455
456
457
458
459
bool i915_semaphore_is_enabled(struct drm_device *dev)
{
	if (INTEL_INFO(dev)->gen < 6)
		return 0;

	if (i915_semaphores >= 0)
		return i915_semaphores;

460
#ifdef CONFIG_INTEL_IOMMU
461
	/* Enable semaphores on SNB when IO remapping is off */
462
463
464
	if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped)
		return false;
#endif
465
466
467
468

	return 1;
}

469
static int i915_drm_freeze(struct drm_device *dev)
470
{
471
472
	struct drm_i915_private *dev_priv = dev->dev_private;

473
474
475
476
477
	/* ignore lid events during suspend */
	mutex_lock(&dev_priv->modeset_restore_lock);
	dev_priv->modeset_restore = MODESET_SUSPENDED;
	mutex_unlock(&dev_priv->modeset_restore_lock);

478
479
	intel_set_power_well(dev, true);

480
481
	drm_kms_helper_poll_disable(dev);

482
483
	pci_save_state(dev->pdev);

484
	/* If KMS is active, we do the leavevt stuff here */
485
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
486
487
		int error = i915_gem_idle(dev);
		if (error) {
488
			dev_err(&dev->pdev->dev,
489
490
491
				"GEM idle failed, resume might fail\n");
			return error;
		}
492

493
494
		cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work);

495
496
		intel_modeset_disable(dev);

497
		drm_irq_uninstall(dev);
498
		dev_priv->enable_hotplug_processing = false;
499
500
	}

501
502
	i915_save_state(dev);

503
	intel_opregion_fini(dev);
504

505
506
507
508
	console_lock();
	intel_fbdev_set_suspend(dev, 1);
	console_unlock();

509
	return 0;
510
511
}

512
int i915_suspend(struct drm_device *dev, pm_message_t state)
513
514
515
516
517
518
519
520
521
522
523
524
{
	int error;

	if (!dev || !dev->dev_private) {
		DRM_ERROR("dev: %p\n", dev);
		DRM_ERROR("DRM not initialized, aborting suspend.\n");
		return -ENODEV;
	}

	if (state.event == PM_EVENT_PRETHAW)
		return 0;

525
526
527

	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;
528

529
530
531
532
	error = i915_drm_freeze(dev);
	if (error)
		return error;

533
534
535
536
537
	if (state.event == PM_EVENT_SUSPEND) {
		/* Shut down the device */
		pci_disable_device(dev->pdev);
		pci_set_power_state(dev->pdev, PCI_D3hot);
	}
538
539
540
541

	return 0;
}

542
543
544
545
546
547
548
549
550
551
552
553
void intel_console_resume(struct work_struct *work)
{
	struct drm_i915_private *dev_priv =
		container_of(work, struct drm_i915_private,
			     console_resume_work);
	struct drm_device *dev = dev_priv->dev;

	console_lock();
	intel_fbdev_set_suspend(dev, 0);
	console_unlock();
}

554
static int __i915_drm_thaw(struct drm_device *dev)
555
{
556
	struct drm_i915_private *dev_priv = dev->dev_private;
557
	int error = 0;
558

559
	i915_restore_state(dev);
560
	intel_opregion_setup(dev);
561

562
563
	/* KMS EnterVT equivalent */
	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
564
		intel_init_pch_refclk(dev);
565

566
567
568
		mutex_lock(&dev->struct_mutex);
		dev_priv->mm.suspended = 0;

569
		error = i915_gem_init_hw(dev);
570
		mutex_unlock(&dev->struct_mutex);
571

572
573
574
		/* We need working interrupts for modeset enabling ... */
		drm_irq_install(dev);

575
		intel_modeset_init_hw(dev);
576
		intel_modeset_setup_hw_state(dev, false);
577
578
579
580
581
582
583

		/*
		 * ... but also need to make sure that hotplug processing
		 * doesn't cause havoc. Like in the driver load code we don't
		 * bother with the tiny race here where we might loose hotplug
		 * notifications.
		 * */
584
		intel_hpd_init(dev);
585
		dev_priv->enable_hotplug_processing = true;
Jesse Barnes's avatar
Jesse Barnes committed
586
	}
587

588
589
	intel_opregion_init(dev);

590
591
592
593
594
595
596
597
598
599
600
601
	/*
	 * The console lock can be pretty contented on resume due
	 * to all the printk activity.  Try to keep it out of the hot
	 * path of resume if possible.
	 */
	if (console_trylock()) {
		intel_fbdev_set_suspend(dev, 0);
		console_unlock();
	} else {
		schedule_work(&dev_priv->console_resume_work);
	}

602
603
604
	mutex_lock(&dev_priv->modeset_restore_lock);
	dev_priv->modeset_restore = MODESET_DONE;
	mutex_unlock(&dev_priv->modeset_restore_lock);
605
606
607
	return error;
}

608
609
610
611
612
613
614
615
616
617
618
619
620
621
static int i915_drm_thaw(struct drm_device *dev)
{
	int error = 0;

	intel_gt_reset(dev);

	if (drm_core_check_feature(dev, DRIVER_MODESET)) {
		mutex_lock(&dev->struct_mutex);
		i915_gem_restore_gtt_mappings(dev);
		mutex_unlock(&dev->struct_mutex);
	}

	__i915_drm_thaw(dev);

622
623
624
	return error;
}

625
int i915_resume(struct drm_device *dev)
626
{
627
	struct drm_i915_private *dev_priv = dev->dev_private;
628
629
	int ret;

630
631
632
	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
		return 0;

633
634
635
636
637
	if (pci_enable_device(dev->pdev))
		return -EIO;

	pci_set_master(dev->pdev);

638
639
640
641
642
643
644
645
646
647
648
649
650
651
	intel_gt_reset(dev);

	/*
	 * Platforms with opregion should have sane BIOS, older ones (gen3 and
	 * earlier) need this since the BIOS might clear all our scratch PTEs.
	 */
	if (drm_core_check_feature(dev, DRIVER_MODESET) &&
	    !dev_priv->opregion.header) {
		mutex_lock(&dev->struct_mutex);
		i915_gem_restore_gtt_mappings(dev);
		mutex_unlock(&dev->struct_mutex);
	}

	ret = __i915_drm_thaw(dev);
652
653
654
655
656
	if (ret)
		return ret;

	drm_kms_helper_poll_enable(dev);
	return 0;
657
658
}

659
static int i8xx_do_reset(struct drm_device *dev)
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (IS_I85X(dev))
		return -ENODEV;

	I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	if (IS_I830(dev) || IS_845G(dev)) {
		I915_WRITE(DEBUG_RESET_I830,
			   DEBUG_RESET_DISPLAY |
			   DEBUG_RESET_RENDER |
			   DEBUG_RESET_FULL);
		POSTING_READ(DEBUG_RESET_I830);
		msleep(1);

		I915_WRITE(DEBUG_RESET_I830, 0);
		POSTING_READ(DEBUG_RESET_I830);
	}

	msleep(1);

	I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830);
	POSTING_READ(D_STATE);

	return 0;
}

689
690
691
static int i965_reset_complete(struct drm_device *dev)
{
	u8 gdrst;
692
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
Daniel Vetter's avatar
Daniel Vetter committed
693
	return (gdrst & GRDOM_RESET_ENABLE) == 0;
694
695
}

696
static int i965_do_reset(struct drm_device *dev)
697
{
698
	int ret;
699
700
	u8 gdrst;

701
702
703
704
705
	/*
	 * Set the domains we want to reset (GRDOM/bits 2 and 3) as
	 * well as the reset bit (GR/bit 0).  Setting the GR bit
	 * triggers the reset; when done, the hardware will clear it.
	 */
706
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
707
	pci_write_config_byte(dev->pdev, I965_GDRST,
708
709
710
711
712
713
714
715
716
717
718
			      gdrst | GRDOM_RENDER |
			      GRDOM_RESET_ENABLE);
	ret =  wait_for(i965_reset_complete(dev), 500);
	if (ret)
		return ret;

	/* We can't reset render&media without also resetting display ... */
	pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
	pci_write_config_byte(dev->pdev, I965_GDRST,
			      gdrst | GRDOM_MEDIA |
			      GRDOM_RESET_ENABLE);
719
720
721
722

	return wait_for(i965_reset_complete(dev), 500);
}

723
static int ironlake_do_reset(struct drm_device *dev)
724
725
{
	struct drm_i915_private *dev_priv = dev->dev_private;
726
727
728
729
730
731
732
733
734
735
736
737
	u32 gdrst;
	int ret;

	gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
		   gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE);
	ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
	if (ret)
		return ret;

	/* We can't reset render&media without also resetting display ... */
	gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
738
	I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
739
		   gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE);
740
	return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
741
742
}

743
static int gen6_do_reset(struct drm_device *dev)
744
745
{
	struct drm_i915_private *dev_priv = dev->dev_private;
746
747
	int	ret;
	unsigned long irqflags;
748

749
750
751
	/* Hold gt_lock across reset to prevent any register access
	 * with forcewake not set correctly
	 */
752
	spin_lock_irqsave(&dev_priv->gt_lock, irqflags);
753
754
755
756
757
758
759
760
761
762
763
764
765

	/* Reset the chip */

	/* GEN6_GDRST is not in the gt power well, no need to check
	 * for fifo space for the write or forcewake the chip for
	 * the read
	 */
	I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL);

	/* Spin waiting for the device to ack the reset request */
	ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500);

	/* If reset with a user forcewake, try to restore, otherwise turn it off */
766
	if (dev_priv->forcewake_count)
767
		dev_priv->gt.force_wake_get(dev_priv);
768
	else
769
		dev_priv->gt.force_wake_put(dev_priv);
770
771
772
773

	/* Restore fifo count */
	dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES);

774
775
	spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags);
	return ret;
776
777
}

778
int intel_gpu_reset(struct drm_device *dev)
779
{
780
	struct drm_i915_private *dev_priv = dev->dev_private;
781
782
783
784
785
	int ret = -ENODEV;

	switch (INTEL_INFO(dev)->gen) {
	case 7:
	case 6:
786
		ret = gen6_do_reset(dev);
787
788
		break;
	case 5:
789
		ret = ironlake_do_reset(dev);
790
791
		break;
	case 4:
792
		ret = i965_do_reset(dev);
793
794
		break;
	case 2:
795
		ret = i8xx_do_reset(dev);
796
797
798
		break;
	}

799
	/* Also reset the gpu hangman. */
800
	if (dev_priv->gpu_error.stop_rings) {
801
		DRM_DEBUG("Simulated gpu hang, resetting stop_rings\n");
802
		dev_priv->gpu_error.stop_rings = 0;
803
804
805
806
807
808
809
		if (ret == -ENODEV) {
			DRM_ERROR("Reset not implemented, but ignoring "
				  "error for simulated gpu hangs\n");
			ret = 0;
		}
	}

810
811
812
	return ret;
}

813
/**
814
 * i915_reset - reset chip after a hang
815
816
817
818
819
820
821
822
823
824
825
826
827
 * @dev: drm device to reset
 *
 * Reset the chip.  Useful if a hang is detected. Returns zero on successful
 * reset or otherwise an error code.
 *
 * Procedure is fairly simple:
 *   - reset the chip using the reset reg
 *   - re-init context state
 *   - re-init hardware status page
 *   - re-init ring buffer
 *   - re-init interrupt state
 *   - re-init display
 */
828
int i915_reset(struct drm_device *dev)
829
830
{
	drm_i915_private_t *dev_priv = dev->dev_private;
831
	int ret;
832

Chris Wilson's avatar
Chris Wilson committed
833
834
835
	if (!i915_try_reset)
		return 0;

836
	mutex_lock(&dev->struct_mutex);
837

838
	i915_gem_reset(dev);
839

840
	ret = -ENODEV;
841
	if (get_seconds() - dev_priv->gpu_error.last_reset < 5)
842
		DRM_ERROR("GPU hanging too fast, declaring wedged!\n");
843
	else
844
		ret = intel_gpu_reset(dev);
845

846
	dev_priv->gpu_error.last_reset = get_seconds();
847
	if (ret) {
848
		DRM_ERROR("Failed to reset chip.\n");
849
		mutex_unlock(&dev->struct_mutex);
850
		return ret;
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
	}

	/* Ok, now get things going again... */

	/*
	 * Everything depends on having the GTT running, so we need to start
	 * there.  Fortunately we don't need to do this unless we reset the
	 * chip at a PCI level.
	 *
	 * Next we need to restore the context, but we don't use those
	 * yet either...
	 *
	 * Ring buffer needs to be re-initialized in the KMS case, or if X
	 * was running at the time of the reset (i.e. we weren't VT
	 * switched away).
	 */
	if (drm_core_check_feature(dev, DRIVER_MODESET) ||
868
			!dev_priv->mm.suspended) {
869
870
871
		struct intel_ring_buffer *ring;
		int i;

872
		dev_priv->mm.suspended = 0;
873

874
875
		i915_gem_init_swizzling(dev);

876
877
		for_each_ring(ring, dev_priv, i)
			ring->init(ring);
878

879
		i915_gem_context_init(dev);
Daniel Vetter's avatar
Daniel Vetter committed
880
881
		i915_gem_init_ppgtt(dev);

882
883
884
885
886
		/*
		 * It would make sense to re-init all the other hw state, at
		 * least the rps/rc6/emon init done within modeset_init_hw. For
		 * some unknown reason, this blows up my ilk, so don't.
		 */
887

888
		mutex_unlock(&dev->struct_mutex);
889

890
891
		drm_irq_uninstall(dev);
		drm_irq_install(dev);
892
		intel_hpd_init(dev);
893
894
	} else {
		mutex_unlock(&dev->struct_mutex);
895
896
897
898
899
	}

	return 0;
}

900
static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
901
{
902
903
904
	struct intel_device_info *intel_info =
		(struct intel_device_info *) ent->driver_data;

905
	if (intel_info->is_valleyview)
906
907
908
909
910
		if(!i915_preliminary_hw_support) {
			DRM_ERROR("Preliminary hardware support disabled\n");
			return -ENODEV;
		}

911
912
913
914
915
916
917
918
	/* Only bind to function 0 of the device. Early generations
	 * used function 1 as a placeholder for multi-head. This causes
	 * us confusion instead, especially on the systems where both
	 * functions have the same PCI-ID!
	 */
	if (PCI_FUNC(pdev->devfn))
		return -ENODEV;

919
920
921
922
923
924
925
926
927
928
929
930
	/* We've managed to ship a kms-enabled ddx that shipped with an XvMC
	 * implementation for gen3 (and only gen3) that used legacy drm maps
	 * (gasp!) to share buffers between X and the client. Hence we need to
	 * keep around the fake agp stuff for gen3, even when kms is enabled. */
	if (intel_info->gen != 3) {
		driver.driver_features &=
			~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP);
	} else if (!intel_agp_enabled) {
		DRM_ERROR("drm/i915 can't work without intel_agp module!\n");
		return -ENODEV;
	}

931
	return drm_get_pci_dev(pdev, ent, &driver);
932
933
934
935
936
937
938
939
940
941
}

static void
i915_pci_remove(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);

	drm_put_dev(dev);
}

Rafael J. Wysocki's avatar