i82443bxgx_edac.c 13.6 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * Intel 82443BX/GX (440BX/GX chipset) Memory Controller EDAC kernel
 * module (C) 2006 Tim Small
 *
 * This file may be distributed under the terms of the GNU General
 * Public License.
 *
 * Written by Tim Small <tim@buttersideup.com>, based on work by Linux
 * Networx, Thayne Harbaugh, Dan Hollis <goemon at anime dot net> and
 * others.
 *
 * 440GX fix by Jason Uhlenkott <juhlenko@akamai.com>.
 *
 * Written with reference to 82443BX Host Bridge Datasheet:
15
 * http://download.intel.com/design/chipsets/datashts/29063301.pdf
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
 * references to this document given in [].
 *
 * This module doesn't support the 440LX, but it may be possible to
 * make it do so (the 440LX's register definitions are different, but
 * not completely so - I haven't studied them in enough detail to know
 * how easy this would be).
 */

#include <linux/module.h>
#include <linux/init.h>

#include <linux/pci.h>
#include <linux/pci_ids.h>


31
#include <linux/edac.h>
32
#include "edac_core.h"
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

#define I82443_REVISION	"0.1"

#define EDAC_MOD_STR    "i82443bxgx_edac"

/* The 82443BX supports SDRAM, or EDO (EDO for mobile only), "Memory
 * Size: 8 MB to 512 MB (1GB with Registered DIMMs) with eight memory
 * rows" "The 82443BX supports multiple-bit error detection and
 * single-bit error correction when ECC mode is enabled and
 * single/multi-bit error detection when correction is disabled.
 * During writes to the DRAM, the 82443BX generates ECC for the data
 * on a QWord basis. Partial QWord writes require a read-modify-write
 * cycle when ECC is enabled."
*/

/* "Additionally, the 82443BX ensures that the data is corrected in
 * main memory so that accumulation of errors is prevented. Another
 * error within the same QWord would result in a double-bit error
 * which is unrecoverable. This is known as hardware scrubbing since
 * it requires no software intervention to correct the data in memory."
 */

/* [Also see page 100 (section 4.3), "DRAM Interface"]
 * [Also see page 112 (section 4.6.1.4), ECC]
 */

#define I82443BXGX_NR_CSROWS 8
#define I82443BXGX_NR_CHANS  1
#define I82443BXGX_NR_DIMMS  4

/* 82443 PCI Device 0 */
64 65 66 67 68 69 70 71 72 73 74
#define I82443BXGX_NBXCFG 0x50	/* 32bit register starting at this PCI
				 * config space offset */
#define I82443BXGX_NBXCFG_OFFSET_NON_ECCROW 24	/* Array of bits, zero if
						 * row is non-ECC */
#define I82443BXGX_NBXCFG_OFFSET_DRAM_FREQ 12	/* 2 bits,00=100MHz,10=66 MHz */

#define I82443BXGX_NBXCFG_OFFSET_DRAM_INTEGRITY 7	/* 2 bits:       */
#define I82443BXGX_NBXCFG_INTEGRITY_NONE   0x0	/* 00 = Non-ECC */
#define I82443BXGX_NBXCFG_INTEGRITY_EC     0x1	/* 01 = EC (only) */
#define I82443BXGX_NBXCFG_INTEGRITY_ECC    0x2	/* 10 = ECC */
#define I82443BXGX_NBXCFG_INTEGRITY_SCRUB  0x3	/* 11 = ECC + HW Scrub */
75 76 77 78

#define I82443BXGX_NBXCFG_OFFSET_ECC_DIAG_ENABLE  6

/* 82443 PCI Device 0 */
79 80 81 82 83 84 85 86
#define I82443BXGX_EAP   0x80	/* 32bit register starting at this PCI
				 * config space offset, Error Address
				 * Pointer Register */
#define I82443BXGX_EAP_OFFSET_EAP  12	/* High 20 bits of error address */
#define I82443BXGX_EAP_OFFSET_MBE  BIT(1)	/* Err at EAP was multi-bit (W1TC) */
#define I82443BXGX_EAP_OFFSET_SBE  BIT(0)	/* Err at EAP was single-bit (W1TC) */

#define I82443BXGX_ERRCMD  0x90	/* 8bit register starting at this PCI
87
				 * config space offset. */
88 89
#define I82443BXGX_ERRCMD_OFFSET_SERR_ON_MBE BIT(1)	/* 1 = enable */
#define I82443BXGX_ERRCMD_OFFSET_SERR_ON_SBE BIT(0)	/* 1 = enable */
90

91
#define I82443BXGX_ERRSTS  0x91	/* 16bit register starting at this PCI
92
				 * config space offset. */
93 94 95 96
#define I82443BXGX_ERRSTS_OFFSET_MBFRE 5	/* 3 bits - first err row multibit */
#define I82443BXGX_ERRSTS_OFFSET_MEF   BIT(4)	/* 1 = MBE occurred */
#define I82443BXGX_ERRSTS_OFFSET_SBFRE 1	/* 3 bits - first err row singlebit */
#define I82443BXGX_ERRSTS_OFFSET_SEF   BIT(0)	/* 1 = SBE occurred */
97

98 99 100 101
#define I82443BXGX_DRAMC 0x57	/* 8bit register starting at this PCI
				 * config space offset. */
#define I82443BXGX_DRAMC_OFFSET_DT 3	/* 2 bits, DRAM Type */
#define I82443BXGX_DRAMC_DRAM_IS_EDO 0	/* 00 = EDO */
102
#define I82443BXGX_DRAMC_DRAM_IS_SDRAM 1	/* 01 = SDRAM */
103
#define I82443BXGX_DRAMC_DRAM_IS_RSDRAM 2	/* 10 = Registered SDRAM */
104

105 106
#define I82443BXGX_DRB 0x60	/* 8x 8bit registers starting at this PCI
				 * config space offset. */
107 108 109 110 111 112 113

/* FIXME - don't poll when ECC disabled? */

struct i82443bxgx_edacmc_error_info {
	u32 eap;
};

114 115
static struct edac_pci_ctl_info *i82443bxgx_pci;

116 117 118 119 120 121
static struct pci_dev *mci_pdev;	/* init dev: in case that AGP code has
					 * already registered driver
					 */

static int i82443bxgx_registered = 1;

122
static void i82443bxgx_edacmc_get_error_info(struct mem_ctl_info *mci,
123 124
				struct i82443bxgx_edacmc_error_info
				*info)
125 126
{
	struct pci_dev *pdev;
127
	pdev = to_pci_dev(mci->pdev);
128 129 130 131 132 133 134 135 136 137 138 139 140 141
	pci_read_config_dword(pdev, I82443BXGX_EAP, &info->eap);
	if (info->eap & I82443BXGX_EAP_OFFSET_SBE)
		/* Clear error to allow next error to be reported [p.61] */
		pci_write_bits32(pdev, I82443BXGX_EAP,
				 I82443BXGX_EAP_OFFSET_SBE,
				 I82443BXGX_EAP_OFFSET_SBE);

	if (info->eap & I82443BXGX_EAP_OFFSET_MBE)
		/* Clear error to allow next error to be reported [p.61] */
		pci_write_bits32(pdev, I82443BXGX_EAP,
				 I82443BXGX_EAP_OFFSET_MBE,
				 I82443BXGX_EAP_OFFSET_MBE);
}

142 143 144 145
static int i82443bxgx_edacmc_process_error_info(struct mem_ctl_info *mci,
						struct
						i82443bxgx_edacmc_error_info
						*info, int handle_errors)
146 147 148 149 150 151 152 153 154 155
{
	int error_found = 0;
	u32 eapaddr, page, pageoffset;

	/* bits 30:12 hold the 4kb block in which the error occurred
	 * [p.61] */
	eapaddr = (info->eap & 0xfffff000);
	page = eapaddr >> PAGE_SHIFT;
	pageoffset = eapaddr - (page << PAGE_SHIFT);

156
	if (info->eap & I82443BXGX_EAP_OFFSET_SBE) {
157 158
		error_found = 1;
		if (handle_errors)
159
			edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1,
160 161
					     page, pageoffset, 0,
					     edac_mc_find_csrow_by_page(mci, page),
162
					     0, -1, mci->ctl_name, "");
163 164
	}

165
	if (info->eap & I82443BXGX_EAP_OFFSET_MBE) {
166 167
		error_found = 1;
		if (handle_errors)
168
			edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1,
169 170
					     page, pageoffset, 0,
					     edac_mc_find_csrow_by_page(mci, page),
171
					     0, -1, mci->ctl_name, "");
172 173 174 175 176 177 178 179 180
	}

	return error_found;
}

static void i82443bxgx_edacmc_check(struct mem_ctl_info *mci)
{
	struct i82443bxgx_edacmc_error_info info;

181
	edac_dbg(1, "MC%d\n", mci->mc_idx);
182 183 184 185 186
	i82443bxgx_edacmc_get_error_info(mci, &info);
	i82443bxgx_edacmc_process_error_info(mci, &info, 1);
}

static void i82443bxgx_init_csrows(struct mem_ctl_info *mci,
187 188 189
				struct pci_dev *pdev,
				enum edac_type edac_mode,
				enum mem_type mtype)
190 191
{
	struct csrow_info *csrow;
192
	struct dimm_info *dimm;
193 194 195 196 197 198 199
	int index;
	u8 drbar, dramc;
	u32 row_base, row_high_limit, row_high_limit_last;

	pci_read_config_byte(pdev, I82443BXGX_DRAMC, &dramc);
	row_high_limit_last = 0;
	for (index = 0; index < mci->nr_csrows; index++) {
200 201
		csrow = mci->csrows[index];
		dimm = csrow->channels[0]->dimm;
202

203
		pci_read_config_byte(pdev, I82443BXGX_DRB + index, &drbar);
204 205
		edac_dbg(1, "MC%d: Row=%d DRB = %#0x\n",
			 mci->mc_idx, index, drbar);
206 207
		row_high_limit = ((u32) drbar << 23);
		/* find the DRAM Chip Select Base address and mask */
208 209 210
		edac_dbg(1, "MC%d: Row=%d, Boundary Address=%#0x, Last = %#0x\n",
			 mci->mc_idx, index, row_high_limit,
			 row_high_limit_last);
211 212 213 214 215 216 217 218 219 220 221

		/* 440GX goes to 2GB, represented with a DRB of 0. */
		if (row_high_limit_last && !row_high_limit)
			row_high_limit = 1UL << 31;

		/* This row is empty [p.49] */
		if (row_high_limit == row_high_limit_last)
			continue;
		row_base = row_high_limit_last;
		csrow->first_page = row_base >> PAGE_SHIFT;
		csrow->last_page = (row_high_limit >> PAGE_SHIFT) - 1;
222
		dimm->nr_pages = csrow->last_page - csrow->first_page + 1;
223
		/* EAP reports in 4kilobyte granularity [61] */
224 225
		dimm->grain = 1 << 12;
		dimm->mtype = mtype;
226
		/* I don't think 440BX can tell you device type? FIXME? */
227
		dimm->dtype = DEV_UNKNOWN;
228
		/* Mode is global to all rows on 440BX */
229
		dimm->edac_mode = edac_mode;
230 231 232 233
		row_high_limit_last = row_high_limit;
	}
}

234
static int i82443bxgx_edacmc_probe1(struct pci_dev *pdev, int dev_idx)
235 236
{
	struct mem_ctl_info *mci;
237
	struct edac_mc_layer layers[2];
238 239 240 241 242
	u8 dramc;
	u32 nbxcfg, ecc_mode;
	enum mem_type mtype;
	enum edac_type edac_mode;

243
	edac_dbg(0, "MC:\n");
244 245

	/* Something is really hosed if PCI config space reads from
246 247
	 * the MC aren't working.
	 */
248 249 250
	if (pci_read_config_dword(pdev, I82443BXGX_NBXCFG, &nbxcfg))
		return -EIO;

251 252 253 254 255 256
	layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
	layers[0].size = I82443BXGX_NR_CSROWS;
	layers[0].is_virt_csrow = true;
	layers[1].type = EDAC_MC_LAYER_CHANNEL;
	layers[1].size = I82443BXGX_NR_CHANS;
	layers[1].is_virt_csrow = false;
257
	mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers, 0);
258 259 260
	if (mci == NULL)
		return -ENOMEM;

261
	edac_dbg(0, "MC: mci = %p\n", mci);
262
	mci->pdev = &pdev->dev;
263 264 265 266
	mci->mtype_cap = MEM_FLAG_EDO | MEM_FLAG_SDR | MEM_FLAG_RDR;
	mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_EC | EDAC_FLAG_SECDED;
	pci_read_config_byte(pdev, I82443BXGX_DRAMC, &dramc);
	switch ((dramc >> I82443BXGX_DRAMC_OFFSET_DT) & (BIT(0) | BIT(1))) {
267
	case I82443BXGX_DRAMC_DRAM_IS_EDO:
268 269 270 271 272 273 274 275 276
		mtype = MEM_EDO;
		break;
	case I82443BXGX_DRAMC_DRAM_IS_SDRAM:
		mtype = MEM_SDR;
		break;
	case I82443BXGX_DRAMC_DRAM_IS_RSDRAM:
		mtype = MEM_RDR;
		break;
	default:
277
		edac_dbg(0, "Unknown/reserved DRAM type value in DRAMC register!\n");
278 279 280 281 282 283 284 285 286 287 288
		mtype = -MEM_UNKNOWN;
	}

	if ((mtype == MEM_SDR) || (mtype == MEM_RDR))
		mci->edac_cap = mci->edac_ctl_cap;
	else
		mci->edac_cap = EDAC_FLAG_NONE;

	mci->scrub_cap = SCRUB_FLAG_HW_SRC;
	pci_read_config_dword(pdev, I82443BXGX_NBXCFG, &nbxcfg);
	ecc_mode = ((nbxcfg >> I82443BXGX_NBXCFG_OFFSET_DRAM_INTEGRITY) &
289
		(BIT(0) | BIT(1)));
290 291

	mci->scrub_mode = (ecc_mode == I82443BXGX_NBXCFG_INTEGRITY_SCRUB)
292
		? SCRUB_HW_SRC : SCRUB_NONE;
293

294
	switch (ecc_mode) {
295 296 297 298 299 300 301 302 303 304 305
	case I82443BXGX_NBXCFG_INTEGRITY_NONE:
		edac_mode = EDAC_NONE;
		break;
	case I82443BXGX_NBXCFG_INTEGRITY_EC:
		edac_mode = EDAC_EC;
		break;
	case I82443BXGX_NBXCFG_INTEGRITY_ECC:
	case I82443BXGX_NBXCFG_INTEGRITY_SCRUB:
		edac_mode = EDAC_SECDED;
		break;
	default:
306
		edac_dbg(0, "Unknown/reserved ECC state in NBXCFG register!\n");
307 308 309 310 311 312 313
		edac_mode = EDAC_UNKNOWN;
		break;
	}

	i82443bxgx_init_csrows(mci, pdev, edac_mode, mtype);

	/* Many BIOSes don't clear error flags on boot, so do this
Lucas De Marchi's avatar
Lucas De Marchi committed
314
	 * here, or we get "phantom" errors occurring at module-load
315 316
	 * time. */
	pci_write_bits32(pdev, I82443BXGX_EAP,
317 318 319 320
			(I82443BXGX_EAP_OFFSET_SBE |
				I82443BXGX_EAP_OFFSET_MBE),
			(I82443BXGX_EAP_OFFSET_SBE |
				I82443BXGX_EAP_OFFSET_MBE));
321 322 323 324

	mci->mod_name = EDAC_MOD_STR;
	mci->mod_ver = I82443_REVISION;
	mci->ctl_name = "I82443BXGX";
325
	mci->dev_name = pci_name(pdev);
326 327 328
	mci->edac_check = i82443bxgx_edacmc_check;
	mci->ctl_page_to_phys = NULL;

329
	if (edac_mc_add_mc(mci)) {
330
		edac_dbg(3, "failed edac_mc_add_mc()\n");
331 332 333
		goto fail;
	}

334 335 336 337 338 339 340 341 342 343 344
	/* allocating generic PCI control info */
	i82443bxgx_pci = edac_pci_create_generic_ctl(&pdev->dev, EDAC_MOD_STR);
	if (!i82443bxgx_pci) {
		printk(KERN_WARNING
			"%s(): Unable to create PCI control\n",
			__func__);
		printk(KERN_WARNING
			"%s(): PCI error report via EDAC not setup\n",
			__func__);
	}

345
	edac_dbg(3, "MC: success\n");
346 347
	return 0;

348
fail:
349 350 351
	edac_mc_free(mci);
	return -ENODEV;
}
352

353
/* returns count (>= 0), or negative on error */
354 355
static int i82443bxgx_edacmc_init_one(struct pci_dev *pdev,
				      const struct pci_device_id *ent)
356
{
357 358
	int rc;

359
	edac_dbg(0, "MC:\n");
360

361
	/* don't need to call pci_enable_device() */
362 363 364 365 366 367
	rc = i82443bxgx_edacmc_probe1(pdev, ent->driver_data);

	if (mci_pdev == NULL)
		mci_pdev = pci_dev_get(pdev);

	return rc;
368 369
}

370
static void i82443bxgx_edacmc_remove_one(struct pci_dev *pdev)
371 372 373
{
	struct mem_ctl_info *mci;

374
	edac_dbg(0, "\n");
375

376 377 378
	if (i82443bxgx_pci)
		edac_pci_release_generic_ctl(i82443bxgx_pci);

379
	if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL)
380 381 382 383 384
		return;

	edac_mc_free(mci);
}

385
static const struct pci_device_id i82443bxgx_pci_tbl[] = {
386 387 388 389 390 391 392 393 394 395 396 397
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_0)},
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_2)},
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443GX_0)},
	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443GX_2)},
	{0,}			/* 0 terminated list. */
};

MODULE_DEVICE_TABLE(pci, i82443bxgx_pci_tbl);

static struct pci_driver i82443bxgx_edacmc_driver = {
	.name = EDAC_MOD_STR,
	.probe = i82443bxgx_edacmc_init_one,
398
	.remove = i82443bxgx_edacmc_remove_one,
399 400 401 402 403
	.id_table = i82443bxgx_pci_tbl,
};

static int __init i82443bxgx_edacmc_init(void)
{
404
	int pci_rc;
405 406 407
       /* Ensure that the OPSTATE is set correctly for POLL or NMI */
       opstate_init();

408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423
	pci_rc = pci_register_driver(&i82443bxgx_edacmc_driver);
	if (pci_rc < 0)
		goto fail0;

	if (mci_pdev == NULL) {
		const struct pci_device_id *id = &i82443bxgx_pci_tbl[0];
		int i = 0;
		i82443bxgx_registered = 0;

		while (mci_pdev == NULL && id->vendor != 0) {
			mci_pdev = pci_get_device(id->vendor,
					id->device, NULL);
			i++;
			id = &i82443bxgx_pci_tbl[i];
		}
		if (!mci_pdev) {
424
			edac_dbg(0, "i82443bxgx pci_get_device fail\n");
425 426 427 428 429 430 431
			pci_rc = -ENODEV;
			goto fail1;
		}

		pci_rc = i82443bxgx_edacmc_init_one(mci_pdev, i82443bxgx_pci_tbl);

		if (pci_rc < 0) {
432
			edac_dbg(0, "i82443bxgx init fail\n");
433 434 435 436 437 438 439 440 441 442 443
			pci_rc = -ENODEV;
			goto fail1;
		}
	}

	return 0;

fail1:
	pci_unregister_driver(&i82443bxgx_edacmc_driver);

fail0:
444
	pci_dev_put(mci_pdev);
445
	return pci_rc;
446 447 448 449 450
}

static void __exit i82443bxgx_edacmc_exit(void)
{
	pci_unregister_driver(&i82443bxgx_edacmc_driver);
451 452 453 454

	if (!i82443bxgx_registered)
		i82443bxgx_edacmc_remove_one(mci_pdev);

455
	pci_dev_put(mci_pdev);
456 457 458 459 460 461 462 463
}

module_init(i82443bxgx_edacmc_init);
module_exit(i82443bxgx_edacmc_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Tim Small <tim@buttersideup.com> - WPAD");
MODULE_DESCRIPTION("EDAC MC support for Intel 82443BX/GX memory controllers");
464 465 466

module_param(edac_op_state, int, 0444);
MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI");